Kconfig 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. if ARCH_CLPS711X
  2. menu "CLPS711X/EP721X Implementations"
  3. config ARCH_AUTCPU12
  4. bool "AUTCPU12"
  5. help
  6. Say Y if you intend to run the kernel on the autronix autcpu12
  7. board. This board is based on a Cirrus Logic CS89712.
  8. config ARCH_CDB89712
  9. bool "CDB89712"
  10. select ISA
  11. help
  12. This is an evaluation board from Cirrus for the CS89712 processor.
  13. The board includes 2 serial ports, Ethernet, IRDA, and expansion
  14. headers. It comes with 16 MB SDRAM and 8 MB flash ROM.
  15. config ARCH_CEIVA
  16. bool "CEIVA"
  17. help
  18. Say Y here if you intend to run this kernel on the Ceiva/Polaroid
  19. PhotoMax Digital Picture Frame.
  20. config ARCH_CLEP7312
  21. bool "CLEP7312"
  22. help
  23. Boards based on the Cirrus Logic 7212/7312 chips.
  24. config ARCH_EDB7211
  25. bool "EDB7211"
  26. select ISA
  27. select ARCH_SPARSEMEM_ENABLE
  28. select ARCH_SELECT_MEMORY_MODEL
  29. help
  30. Say Y here if you intend to run this kernel on a Cirrus Logic EDB-7211
  31. evaluation board.
  32. config ARCH_P720T
  33. bool "P720T"
  34. help
  35. Say Y here if you intend to run this kernel on the ARM Prospector
  36. 720T.
  37. config ARCH_FORTUNET
  38. bool "FORTUNET"
  39. # XXX Maybe these should indicate register compatibility
  40. # instead of being mutually exclusive.
  41. config ARCH_EP7211
  42. bool
  43. depends on ARCH_EDB7211
  44. default y
  45. config ARCH_EP7212
  46. bool
  47. depends on ARCH_P720T || ARCH_CEIVA
  48. default y
  49. config EP72XX_ROM_BOOT
  50. bool "EP72xx ROM boot"
  51. depends on ARCH_EP7211 || ARCH_EP7212
  52. ---help---
  53. If you say Y here, your CLPS711x-based kernel will use the bootstrap
  54. mode memory map instead of the normal memory map.
  55. Processors derived from the Cirrus CLPS-711X core support two boot
  56. modes. Normal mode boots from the external memory device at CS0.
  57. Bootstrap mode rearranges parts of the memory map, placing an
  58. internal 128 byte bootstrap ROM at CS0. This option performs the
  59. address map changes required to support booting in this mode.
  60. You almost surely want to say N here.
  61. endmenu
  62. endif