mpc8641si-post.dtsi 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. /*
  2. * MPC8641 Silicon/SoC Device Tree Source (post include)
  3. *
  4. * Copyright 2016 Elettra-Sincrotrone Trieste S.C.p.A.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. */
  12. &lbc {
  13. #address-cells = <2>;
  14. #size-cells = <1>;
  15. compatible = "fsl,mpc8641-localbus", "simple-bus";
  16. interrupts = <19 2 0 0>;
  17. };
  18. &soc {
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. device_type = "soc";
  22. compatible = "fsl,mpc8641-soc", "simple-bus";
  23. bus-frequency = <0>;
  24. mcm-law@0 {
  25. compatible = "fsl,mcm-law";
  26. reg = <0x0 0x1000>;
  27. fsl,num-laws = <10>;
  28. };
  29. mcm@1000 {
  30. compatible = "fsl,mpc8641-mcm", "fsl,mcm";
  31. reg = <0x1000 0x1000>;
  32. interrupts = <17 2 0 0>;
  33. };
  34. /include/ "pq3-i2c-0.dtsi"
  35. /include/ "pq3-i2c-1.dtsi"
  36. /include/ "pq3-duart-0.dtsi"
  37. serial@4600 {
  38. interrupts = <28 2 0 0>;
  39. };
  40. /include/ "pq3-dma-0.dtsi"
  41. dma@21300 {
  42. compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";
  43. };
  44. dma-channel@0 {
  45. compatible = "fsl,mpc8641-dma-channel", "fsl,eloplus-dma-channel";
  46. };
  47. dma-channel@80 {
  48. compatible = "fsl,mpc8641-dma-channel", "fsl,eloplus-dma-channel";
  49. };
  50. dma-channel@100 {
  51. compatible = "fsl,mpc8641-dma-channel", "fsl,eloplus-dma-channel";
  52. };
  53. dma-channel@180 {
  54. compatible = "fsl,mpc8641-dma-channel", "fsl,eloplus-dma-channel";
  55. };
  56. /include/ "pq3-etsec1-0.dtsi"
  57. ethernet@24000 {
  58. model = "TSEC";
  59. };
  60. /include/ "pq3-etsec1-1.dtsi"
  61. ethernet@25000 {
  62. model = "TSEC";
  63. };
  64. /include/ "pq3-etsec1-2.dtsi"
  65. ethernet@26000 {
  66. model = "TSEC";
  67. };
  68. /include/ "pq3-etsec1-3.dtsi"
  69. ethernet@27000 {
  70. model = "TSEC";
  71. };
  72. /include/ "qoriq-mpic.dtsi"
  73. msi@41600 {
  74. compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";
  75. };
  76. msi@41800 {
  77. compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";
  78. };
  79. msi@41a00 {
  80. compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";
  81. };
  82. global-utilities@e0000 {
  83. compatible = "fsl,mpc8641-guts";
  84. reg = <0xe0000 0x1000>;
  85. fsl,has-rstcr;
  86. };
  87. };
  88. &pci0 {
  89. compatible = "fsl,mpc8641-pcie";
  90. device_type = "pci";
  91. #size-cells = <2>;
  92. #address-cells = <3>;
  93. bus-range = <0x0 0xff>;
  94. clock-frequency = <100000000>;
  95. interrupts = <24 2 0 0>;
  96. pcie@0 {
  97. reg = <0 0 0 0 0>;
  98. #interrupt-cells = <1>;
  99. #size-cells = <2>;
  100. #address-cells = <3>;
  101. device_type = "pci";
  102. interrupts = <24 2 0 0>;
  103. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  104. interrupt-map = <
  105. 0x0000 0x0 0x0 0x1 &mpic 0x0 0x1 0x0 0x0
  106. 0x0000 0x0 0x0 0x2 &mpic 0x1 0x1 0x0 0x0
  107. 0x0000 0x0 0x0 0x3 &mpic 0x2 0x1 0x0 0x0
  108. 0x0000 0x0 0x0 0x4 &mpic 0x3 0x1 0x0 0x0
  109. >;
  110. };
  111. };
  112. &pci1 {
  113. compatible = "fsl,mpc8641-pcie";
  114. device_type = "pci";
  115. #size-cells = <2>;
  116. #address-cells = <3>;
  117. bus-range = <0x0 0xff>;
  118. clock-frequency = <100000000>;
  119. interrupts = <25 2 0 0>;
  120. pcie@0 {
  121. reg = <0 0 0 0 0>;
  122. #interrupt-cells = <1>;
  123. #size-cells = <2>;
  124. #address-cells = <3>;
  125. device_type = "pci";
  126. interrupts = <25 2 0 0>;
  127. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  128. interrupt-map = <
  129. 0x0000 0x0 0x0 0x1 &mpic 0x4 0x1 0x0 0x0
  130. 0x0000 0x0 0x0 0x2 &mpic 0x5 0x1 0x0 0x0
  131. 0x0000 0x0 0x0 0x3 &mpic 0x6 0x1 0x0 0x0
  132. 0x0000 0x0 0x0 0x4 &mpic 0x7 0x1 0x0 0x0
  133. >;
  134. };
  135. };