123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503 |
- /*
- * B4420 Silicon/SoC Device Tree Source (post include)
- *
- * Copyright 2012 - 2015 Freescale Semiconductor, Inc.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- * * Redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer.
- * * Redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution.
- * * Neither the name of Freescale Semiconductor nor the
- * names of its contributors may be used to endorse or promote products
- * derived from this software without specific prior written permission.
- *
- *
- * ALTERNATIVELY, this software may be distributed under the terms of the
- * GNU General Public License ("GPL") as published by the Free Software
- * Foundation, either version 2 of that License or (at your option) any
- * later version.
- *
- * This software is provided by Freescale Semiconductor "as is" and any
- * express or implied warranties, including, but not limited to, the implied
- * warranties of merchantability and fitness for a particular purpose are
- * disclaimed. In no event shall Freescale Semiconductor be liable for any
- * direct, indirect, incidental, special, exemplary, or consequential damages
- * (including, but not limited to, procurement of substitute goods or services;
- * loss of use, data, or profits; or business interruption) however caused and
- * on any theory of liability, whether in contract, strict liability, or tort
- * (including negligence or otherwise) arising in any way out of the use of
- * this software, even if advised of the possibility of such damage.
- */
- &bman_fbpr {
- compatible = "fsl,bman-fbpr";
- alloc-ranges = <0 0 0x10000 0>;
- };
- &qman_fqd {
- compatible = "fsl,qman-fqd";
- alloc-ranges = <0 0 0x10000 0>;
- };
- &qman_pfdr {
- compatible = "fsl,qman-pfdr";
- alloc-ranges = <0 0 0x10000 0>;
- };
- &ifc {
- #address-cells = <2>;
- #size-cells = <1>;
- compatible = "fsl,ifc", "simple-bus";
- interrupts = <25 2 0 0>;
- };
- /* controller at 0x200000 */
- &pci0 {
- compatible = "fsl,b4-pcie", "fsl,qoriq-pcie-v2.4";
- device_type = "pci";
- #size-cells = <2>;
- #address-cells = <3>;
- bus-range = <0x0 0xff>;
- interrupts = <20 2 0 0>;
- fsl,iommu-parent = <&pamu0>;
- pcie@0 {
- #interrupt-cells = <1>;
- #size-cells = <2>;
- #address-cells = <3>;
- device_type = "pci";
- reg = <0 0 0 0 0>;
- interrupts = <20 2 0 0>;
- interrupt-map-mask = <0xf800 0 0 7>;
- interrupt-map = <
- /* IDSEL 0x0 */
- 0000 0 0 1 &mpic 40 1 0 0
- 0000 0 0 2 &mpic 1 1 0 0
- 0000 0 0 3 &mpic 2 1 0 0
- 0000 0 0 4 &mpic 3 1 0 0
- >;
- };
- };
- &dcsr {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "fsl,dcsr", "simple-bus";
- dcsr-epu@0 {
- compatible = "fsl,b4-dcsr-epu", "fsl,dcsr-epu";
- interrupts = <52 2 0 0
- 84 2 0 0
- 85 2 0 0
- 94 2 0 0
- 95 2 0 0>;
- reg = <0x0 0x1000>;
- };
- dcsr-npc {
- compatible = "fsl,b4-dcsr-cnpc", "fsl,dcsr-cnpc";
- reg = <0x1000 0x1000 0x1002000 0x10000>;
- };
- dcsr-nxc@2000 {
- compatible = "fsl,dcsr-nxc";
- reg = <0x2000 0x1000>;
- };
- dcsr-corenet {
- compatible = "fsl,dcsr-corenet";
- reg = <0x8000 0x1000 0x1A000 0x1000>;
- };
- dcsr-dpaa@9000 {
- compatible = "fsl,b4-dcsr-dpaa", "fsl,dcsr-dpaa";
- reg = <0x9000 0x1000>;
- };
- dcsr-ocn@11000 {
- compatible = "fsl,b4-dcsr-ocn", "fsl,dcsr-ocn";
- reg = <0x11000 0x1000>;
- };
- dcsr-ddr@12000 {
- compatible = "fsl,dcsr-ddr";
- dev-handle = <&ddr1>;
- reg = <0x12000 0x1000>;
- };
- dcsr-nal@18000 {
- compatible = "fsl,b4-dcsr-nal", "fsl,dcsr-nal";
- reg = <0x18000 0x1000>;
- };
- dcsr-rcpm@22000 {
- compatible = "fsl,b4-dcsr-rcpm", "fsl,dcsr-rcpm";
- reg = <0x22000 0x1000>;
- };
- dcsr-snpc@30000 {
- compatible = "fsl,b4-dcsr-snpc", "fsl,dcsr-snpc";
- reg = <0x30000 0x1000 0x1022000 0x10000>;
- };
- dcsr-snpc@31000 {
- compatible = "fsl,b4-dcsr-snpc", "fsl,dcsr-snpc";
- reg = <0x31000 0x1000 0x1042000 0x10000>;
- };
- dcsr-cpu-sb-proxy@100000 {
- compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
- cpu-handle = <&cpu0>;
- reg = <0x100000 0x1000 0x101000 0x1000>;
- };
- };
- &bportals {
- #address-cells = <0x1>;
- #size-cells = <0x1>;
- compatible = "simple-bus";
- bman-portal@0 {
- compatible = "fsl,bman-portal";
- reg = <0x0 0x4000>, <0x1000000 0x1000>;
- interrupts = <105 2 0 0>;
- };
- bman-portal@4000 {
- compatible = "fsl,bman-portal";
- reg = <0x4000 0x4000>, <0x1001000 0x1000>;
- interrupts = <107 2 0 0>;
- };
- bman-portal@8000 {
- compatible = "fsl,bman-portal";
- reg = <0x8000 0x4000>, <0x1002000 0x1000>;
- interrupts = <109 2 0 0>;
- };
- bman-portal@c000 {
- compatible = "fsl,bman-portal";
- reg = <0xc000 0x4000>, <0x1003000 0x1000>;
- interrupts = <111 2 0 0>;
- };
- bman-portal@10000 {
- compatible = "fsl,bman-portal";
- reg = <0x10000 0x4000>, <0x1004000 0x1000>;
- interrupts = <113 2 0 0>;
- };
- bman-portal@14000 {
- compatible = "fsl,bman-portal";
- reg = <0x14000 0x4000>, <0x1005000 0x1000>;
- interrupts = <115 2 0 0>;
- };
- bman-portal@18000 {
- compatible = "fsl,bman-portal";
- reg = <0x18000 0x4000>, <0x1006000 0x1000>;
- interrupts = <117 2 0 0>;
- };
- bman-portal@1c000 {
- compatible = "fsl,bman-portal";
- reg = <0x1c000 0x4000>, <0x1007000 0x1000>;
- interrupts = <119 2 0 0>;
- };
- bman-portal@20000 {
- compatible = "fsl,bman-portal";
- reg = <0x20000 0x4000>, <0x1008000 0x1000>;
- interrupts = <121 2 0 0>;
- };
- bman-portal@24000 {
- compatible = "fsl,bman-portal";
- reg = <0x24000 0x4000>, <0x1009000 0x1000>;
- interrupts = <123 2 0 0>;
- };
- bman-portal@28000 {
- compatible = "fsl,bman-portal";
- reg = <0x28000 0x4000>, <0x100a000 0x1000>;
- interrupts = <125 2 0 0>;
- };
- bman-portal@2c000 {
- compatible = "fsl,bman-portal";
- reg = <0x2c000 0x4000>, <0x100b000 0x1000>;
- interrupts = <127 2 0 0>;
- };
- bman-portal@30000 {
- compatible = "fsl,bman-portal";
- reg = <0x30000 0x4000>, <0x100c000 0x1000>;
- interrupts = <129 2 0 0>;
- };
- bman-portal@34000 {
- compatible = "fsl,bman-portal";
- reg = <0x34000 0x4000>, <0x100d000 0x1000>;
- interrupts = <131 2 0 0>;
- };
- };
- &qportals {
- #address-cells = <0x1>;
- #size-cells = <0x1>;
- compatible = "simple-bus";
- qportal0: qman-portal@0 {
- compatible = "fsl,qman-portal";
- reg = <0x0 0x4000>, <0x1000000 0x1000>;
- interrupts = <104 0x2 0 0>;
- cell-index = <0x0>;
- };
- qportal1: qman-portal@4000 {
- compatible = "fsl,qman-portal";
- reg = <0x4000 0x4000>, <0x1001000 0x1000>;
- interrupts = <106 0x2 0 0>;
- cell-index = <0x1>;
- };
- qportal2: qman-portal@8000 {
- compatible = "fsl,qman-portal";
- reg = <0x8000 0x4000>, <0x1002000 0x1000>;
- interrupts = <108 0x2 0 0>;
- cell-index = <0x2>;
- };
- qportal3: qman-portal@c000 {
- compatible = "fsl,qman-portal";
- reg = <0xc000 0x4000>, <0x1003000 0x1000>;
- interrupts = <110 0x2 0 0>;
- cell-index = <0x3>;
- };
- qportal4: qman-portal@10000 {
- compatible = "fsl,qman-portal";
- reg = <0x10000 0x4000>, <0x1004000 0x1000>;
- interrupts = <112 0x2 0 0>;
- cell-index = <0x4>;
- };
- qportal5: qman-portal@14000 {
- compatible = "fsl,qman-portal";
- reg = <0x14000 0x4000>, <0x1005000 0x1000>;
- interrupts = <114 0x2 0 0>;
- cell-index = <0x5>;
- };
- qportal6: qman-portal@18000 {
- compatible = "fsl,qman-portal";
- reg = <0x18000 0x4000>, <0x1006000 0x1000>;
- interrupts = <116 0x2 0 0>;
- cell-index = <0x6>;
- };
- qportal7: qman-portal@1c000 {
- compatible = "fsl,qman-portal";
- reg = <0x1c000 0x4000>, <0x1007000 0x1000>;
- interrupts = <118 0x2 0 0>;
- cell-index = <0x7>;
- };
- qportal8: qman-portal@20000 {
- compatible = "fsl,qman-portal";
- reg = <0x20000 0x4000>, <0x1008000 0x1000>;
- interrupts = <120 0x2 0 0>;
- cell-index = <0x8>;
- };
- qportal9: qman-portal@24000 {
- compatible = "fsl,qman-portal";
- reg = <0x24000 0x4000>, <0x1009000 0x1000>;
- interrupts = <122 0x2 0 0>;
- cell-index = <0x9>;
- };
- qportal10: qman-portal@28000 {
- compatible = "fsl,qman-portal";
- reg = <0x28000 0x4000>, <0x100a000 0x1000>;
- interrupts = <124 0x2 0 0>;
- cell-index = <0xa>;
- };
- qportal11: qman-portal@2c000 {
- compatible = "fsl,qman-portal";
- reg = <0x2c000 0x4000>, <0x100b000 0x1000>;
- interrupts = <126 0x2 0 0>;
- cell-index = <0xb>;
- };
- qportal12: qman-portal@30000 {
- compatible = "fsl,qman-portal";
- reg = <0x30000 0x4000>, <0x100c000 0x1000>;
- interrupts = <128 0x2 0 0>;
- cell-index = <0xc>;
- };
- qportal13: qman-portal@34000 {
- compatible = "fsl,qman-portal";
- reg = <0x34000 0x4000>, <0x100d000 0x1000>;
- interrupts = <130 0x2 0 0>;
- cell-index = <0xd>;
- };
- };
- &soc {
- #address-cells = <1>;
- #size-cells = <1>;
- device_type = "soc";
- compatible = "simple-bus";
- soc-sram-error {
- compatible = "fsl,soc-sram-error";
- interrupts = <16 2 1 2>;
- };
- corenet-law@0 {
- compatible = "fsl,corenet-law";
- reg = <0x0 0x1000>;
- fsl,num-laws = <32>;
- };
- ddr1: memory-controller@8000 {
- compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
- reg = <0x8000 0x1000>;
- interrupts = <16 2 1 8>;
- };
- cpc: l3-cache-controller@10000 {
- compatible = "fsl,b4-l3-cache-controller", "cache";
- reg = <0x10000 0x1000>;
- interrupts = <16 2 1 4>;
- };
- corenet-cf@18000 {
- compatible = "fsl,corenet2-cf", "fsl,corenet-cf";
- reg = <0x18000 0x1000>;
- interrupts = <16 2 1 0>;
- fsl,ccf-num-csdids = <32>;
- fsl,ccf-num-snoopids = <32>;
- };
- iommu@20000 {
- compatible = "fsl,pamu-v1.0", "fsl,pamu";
- reg = <0x20000 0x4000>;
- fsl,portid-mapping = <0x8000>;
- #address-cells = <1>;
- #size-cells = <1>;
- interrupts = <
- 24 2 0 0
- 16 2 1 1>;
- /* PCIe, DMA, SRIO */
- pamu0: pamu@0 {
- reg = <0 0x1000>;
- fsl,primary-cache-geometry = <8 1>;
- fsl,secondary-cache-geometry = <32 2>;
- };
- /* AXI2, Maple */
- pamu1: pamu@1000 {
- reg = <0x1000 0x1000>;
- fsl,primary-cache-geometry = <32 1>;
- fsl,secondary-cache-geometry = <32 2>;
- };
- /* Q/BMan */
- pamu2: pamu@2000 {
- reg = <0x2000 0x1000>;
- fsl,primary-cache-geometry = <32 1>;
- fsl,secondary-cache-geometry = <32 2>;
- };
- /* AXI1, FMAN */
- pamu3: pamu@3000 {
- reg = <0x3000 0x1000>;
- fsl,primary-cache-geometry = <32 1>;
- fsl,secondary-cache-geometry = <32 2>;
- };
- };
- /include/ "qoriq-mpic4.3.dtsi"
- guts: global-utilities@e0000 {
- compatible = "fsl,b4-device-config";
- reg = <0xe0000 0xe00>;
- fsl,has-rstcr;
- fsl,liodn-bits = <12>;
- };
- /include/ "qoriq-clockgen2.dtsi"
- clockgen: global-utilities@e1000 {
- compatible = "fsl,b4-clockgen", "fsl,qoriq-clockgen-2.0";
- reg = <0xe1000 0x1000>;
- mux0: mux0@0 {
- #clock-cells = <0>;
- reg = <0x0 0x4>;
- compatible = "fsl,qoriq-core-mux-2.0";
- clocks = <&pll0 0>, <&pll0 1>, <&pll0 2>,
- <&pll1 0>, <&pll1 1>, <&pll1 2>;
- clock-names = "pll0", "pll0-div2", "pll0-div4",
- "pll1", "pll1-div2", "pll1-div4";
- clock-output-names = "cmux0";
- };
- };
- rcpm: global-utilities@e2000 {
- compatible = "fsl,b4-rcpm", "fsl,qoriq-rcpm-2.0";
- reg = <0xe2000 0x1000>;
- };
- /include/ "elo3-dma-0.dtsi"
- dma@100300 {
- fsl,iommu-parent = <&pamu0>;
- fsl,liodn-reg = <&guts 0x580>; /* DMA1LIODNR */
- };
- /include/ "elo3-dma-1.dtsi"
- dma@101300 {
- fsl,iommu-parent = <&pamu0>;
- fsl,liodn-reg = <&guts 0x584>; /* DMA2LIODNR */
- };
- /include/ "qonverge-usb2-dr-0.dtsi"
- usb0: usb@210000 {
- compatible = "fsl-usb2-dr-v2.4", "fsl-usb2-dr";
- fsl,iommu-parent = <&pamu1>;
- fsl,liodn-reg = <&guts 0x520>; /* USB1LIODNR */
- };
- /include/ "qoriq-espi-0.dtsi"
- spi@110000 {
- fsl,espi-num-chipselects = <4>;
- };
- /include/ "qoriq-esdhc-0.dtsi"
- sdhc@114000 {
- sdhci,auto-cmd12;
- fsl,iommu-parent = <&pamu1>;
- fsl,liodn-reg = <&guts 0x530>; /* eSDHCLIODNR */
- };
- /include/ "qoriq-i2c-0.dtsi"
- /include/ "qoriq-i2c-1.dtsi"
- /include/ "qoriq-duart-0.dtsi"
- /include/ "qoriq-duart-1.dtsi"
- /include/ "qoriq-sec5.3-0.dtsi"
- /include/ "qoriq-qman3.dtsi"
- qman: qman@318000 {
- interrupts = <16 2 1 28>;
- };
- /include/ "qoriq-bman1.dtsi"
- bman: bman@31a000 {
- interrupts = <16 2 1 29>;
- };
- /include/ "qoriq-fman3-0.dtsi"
- /include/ "qoriq-fman3-0-1g-0.dtsi"
- /include/ "qoriq-fman3-0-1g-1.dtsi"
- /include/ "qoriq-fman3-0-1g-2.dtsi"
- /include/ "qoriq-fman3-0-1g-3.dtsi"
- fman@400000 {
- interrupts = <96 2 0 0>, <16 2 1 30>;
- muram@0 {
- compatible = "fsl,fman-muram";
- reg = <0x0 0x80000>;
- };
- enet0: ethernet@e0000 {
- };
- enet1: ethernet@e2000 {
- };
- enet2: ethernet@e4000 {
- };
- enet3: ethernet@e6000 {
- };
- mdio@fc000 {
- interrupts = <100 1 0 0>;
- };
- mdio@fd000 {
- interrupts = <101 1 0 0>;
- };
- };
- };
|