vnic_rq.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232
  1. /*
  2. * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/kernel.h>
  20. #include <linux/errno.h>
  21. #include <linux/types.h>
  22. #include <linux/pci.h>
  23. #include <linux/delay.h>
  24. #include <linux/slab.h>
  25. #include "vnic_dev.h"
  26. #include "vnic_rq.h"
  27. #include "enic.h"
  28. static int vnic_rq_alloc_bufs(struct vnic_rq *rq)
  29. {
  30. struct vnic_rq_buf *buf;
  31. unsigned int i, j, count = rq->ring.desc_count;
  32. unsigned int blks = VNIC_RQ_BUF_BLKS_NEEDED(count);
  33. for (i = 0; i < blks; i++) {
  34. rq->bufs[i] = kzalloc(VNIC_RQ_BUF_BLK_SZ(count), GFP_ATOMIC);
  35. if (!rq->bufs[i])
  36. return -ENOMEM;
  37. }
  38. for (i = 0; i < blks; i++) {
  39. buf = rq->bufs[i];
  40. for (j = 0; j < VNIC_RQ_BUF_BLK_ENTRIES(count); j++) {
  41. buf->index = i * VNIC_RQ_BUF_BLK_ENTRIES(count) + j;
  42. buf->desc = (u8 *)rq->ring.descs +
  43. rq->ring.desc_size * buf->index;
  44. if (buf->index + 1 == count) {
  45. buf->next = rq->bufs[0];
  46. break;
  47. } else if (j + 1 == VNIC_RQ_BUF_BLK_ENTRIES(count)) {
  48. buf->next = rq->bufs[i + 1];
  49. } else {
  50. buf->next = buf + 1;
  51. buf++;
  52. }
  53. }
  54. }
  55. rq->to_use = rq->to_clean = rq->bufs[0];
  56. return 0;
  57. }
  58. void vnic_rq_free(struct vnic_rq *rq)
  59. {
  60. struct vnic_dev *vdev;
  61. unsigned int i;
  62. vdev = rq->vdev;
  63. vnic_dev_free_desc_ring(vdev, &rq->ring);
  64. for (i = 0; i < VNIC_RQ_BUF_BLKS_MAX; i++) {
  65. if (rq->bufs[i]) {
  66. kfree(rq->bufs[i]);
  67. rq->bufs[i] = NULL;
  68. }
  69. }
  70. rq->ctrl = NULL;
  71. }
  72. int vnic_rq_alloc(struct vnic_dev *vdev, struct vnic_rq *rq, unsigned int index,
  73. unsigned int desc_count, unsigned int desc_size)
  74. {
  75. int err;
  76. rq->index = index;
  77. rq->vdev = vdev;
  78. rq->ctrl = vnic_dev_get_res(vdev, RES_TYPE_RQ, index);
  79. if (!rq->ctrl) {
  80. vdev_err(vdev, "Failed to hook RQ[%d] resource\n", index);
  81. return -EINVAL;
  82. }
  83. vnic_rq_disable(rq);
  84. err = vnic_dev_alloc_desc_ring(vdev, &rq->ring, desc_count, desc_size);
  85. if (err)
  86. return err;
  87. err = vnic_rq_alloc_bufs(rq);
  88. if (err) {
  89. vnic_rq_free(rq);
  90. return err;
  91. }
  92. return 0;
  93. }
  94. static void vnic_rq_init_start(struct vnic_rq *rq, unsigned int cq_index,
  95. unsigned int fetch_index, unsigned int posted_index,
  96. unsigned int error_interrupt_enable,
  97. unsigned int error_interrupt_offset)
  98. {
  99. u64 paddr;
  100. unsigned int count = rq->ring.desc_count;
  101. paddr = (u64)rq->ring.base_addr | VNIC_PADDR_TARGET;
  102. writeq(paddr, &rq->ctrl->ring_base);
  103. iowrite32(count, &rq->ctrl->ring_size);
  104. iowrite32(cq_index, &rq->ctrl->cq_index);
  105. iowrite32(error_interrupt_enable, &rq->ctrl->error_interrupt_enable);
  106. iowrite32(error_interrupt_offset, &rq->ctrl->error_interrupt_offset);
  107. iowrite32(0, &rq->ctrl->dropped_packet_count);
  108. iowrite32(0, &rq->ctrl->error_status);
  109. iowrite32(fetch_index, &rq->ctrl->fetch_index);
  110. iowrite32(posted_index, &rq->ctrl->posted_index);
  111. rq->to_use = rq->to_clean =
  112. &rq->bufs[fetch_index / VNIC_RQ_BUF_BLK_ENTRIES(count)]
  113. [fetch_index % VNIC_RQ_BUF_BLK_ENTRIES(count)];
  114. }
  115. void vnic_rq_init(struct vnic_rq *rq, unsigned int cq_index,
  116. unsigned int error_interrupt_enable,
  117. unsigned int error_interrupt_offset)
  118. {
  119. u32 fetch_index = 0;
  120. /* Use current fetch_index as the ring starting point */
  121. fetch_index = ioread32(&rq->ctrl->fetch_index);
  122. if (fetch_index == 0xFFFFFFFF) { /* check for hardware gone */
  123. /* Hardware surprise removal: reset fetch_index */
  124. fetch_index = 0;
  125. }
  126. vnic_rq_init_start(rq, cq_index,
  127. fetch_index, fetch_index,
  128. error_interrupt_enable,
  129. error_interrupt_offset);
  130. }
  131. unsigned int vnic_rq_error_status(struct vnic_rq *rq)
  132. {
  133. return ioread32(&rq->ctrl->error_status);
  134. }
  135. void vnic_rq_enable(struct vnic_rq *rq)
  136. {
  137. iowrite32(1, &rq->ctrl->enable);
  138. }
  139. int vnic_rq_disable(struct vnic_rq *rq)
  140. {
  141. unsigned int wait;
  142. struct vnic_dev *vdev = rq->vdev;
  143. int i;
  144. /* Due to a race condition with clearing RQ "mini-cache" in hw, we need
  145. * to disable the RQ twice to guarantee that stale descriptors are not
  146. * used when this RQ is re-enabled.
  147. */
  148. for (i = 0; i < 2; i++) {
  149. iowrite32(0, &rq->ctrl->enable);
  150. /* Wait for HW to ACK disable request */
  151. for (wait = 20000; wait > 0; wait--)
  152. if (!ioread32(&rq->ctrl->running))
  153. break;
  154. if (!wait) {
  155. vdev_neterr(vdev, "Failed to disable RQ[%d]\n",
  156. rq->index);
  157. return -ETIMEDOUT;
  158. }
  159. }
  160. return 0;
  161. }
  162. void vnic_rq_clean(struct vnic_rq *rq,
  163. void (*buf_clean)(struct vnic_rq *rq, struct vnic_rq_buf *buf))
  164. {
  165. struct vnic_rq_buf *buf;
  166. u32 fetch_index;
  167. unsigned int count = rq->ring.desc_count;
  168. int i;
  169. buf = rq->to_clean;
  170. for (i = 0; i < rq->ring.desc_count; i++) {
  171. (*buf_clean)(rq, buf);
  172. buf = buf->next;
  173. }
  174. rq->ring.desc_avail = rq->ring.desc_count - 1;
  175. /* Use current fetch_index as the ring starting point */
  176. fetch_index = ioread32(&rq->ctrl->fetch_index);
  177. if (fetch_index == 0xFFFFFFFF) { /* check for hardware gone */
  178. /* Hardware surprise removal: reset fetch_index */
  179. fetch_index = 0;
  180. }
  181. rq->to_use = rq->to_clean =
  182. &rq->bufs[fetch_index / VNIC_RQ_BUF_BLK_ENTRIES(count)]
  183. [fetch_index % VNIC_RQ_BUF_BLK_ENTRIES(count)];
  184. iowrite32(fetch_index, &rq->ctrl->posted_index);
  185. /* Anytime we write fetch_index, we need to re-write 0 to rq->enable
  186. * to re-sync internal VIC state.
  187. */
  188. iowrite32(0, &rq->ctrl->enable);
  189. vnic_dev_clear_desc_ring(&rq->ring);
  190. }