GBA-FourSwordsAdventures-log.txt 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458
  1. // Initial ucode load
  2. STARTED 80b5 -> 80b5
  3. == Registers ==
  4. AR0: 0000 AR1: 0000 AR2: 0000 AR3: 0000
  5. IX0: 8049 IX1: 36a0 IX2: 0000 IX3: 1d20
  6. AX0.H: 0000 AX0.L: 0000 AX1.H: 0000 AX1.L: 0000
  7. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  8. AC1.H: 0000 AC1.M: d001 AC1.L: 0000
  9. PROD: 0000000000000000
  10. SR: 2064
  11. 80d5 : dsp dmem write ffce = 8049
  12. 80d7 : dsp dmem write ffcf = 36a0
  13. 80db : dsp dmem write ffc9 = 0002
  14. 80dd : dsp dmem write ffcd = 0000
  15. 80df : dsp dmem write ffcb = 1d20
  16. DMA pc: 80df, Control: 0006, Address: 804936a0, DSP Address: 0000, Size: 1d20
  17. Core/HW/DSPLLE/DSPHost.cpp:70 N[DSPLLE]: g_dsp.iram_crc: 2fcdf1ec
  18. Core/DSP/DSPHWInterface.cpp:264 N[DSPLLE]: *** Copy new UCode from 0x804936a0 to 0x0000
  19. 80e1 : dsp dmem read ffc9 = 0002
  20. STOPPED: 80e5 -> 0000
  21. == Registers ==
  22. AR0: 0000 AR1: 0000 AR2: 0000 AR3: 0000
  23. IX0: 8049 IX1: 36a0 IX2: 0000 IX3: 1d20
  24. AX0.H: 0000 AX0.L: 0000 AX1.H: 0000 AX1.L: 0000
  25. AC0.H: 0000 AC0.M: 0002 AC0.L: 0000
  26. AC1.H: 0000 AC1.M: 1d20 AC1.L: 0000
  27. PROD: 0000000000000000
  28. SR: 2060
  29. // GBA ucode load
  30. // - jumps to AR0
  31. STARTED 80b5 -> 80b5
  32. == Registers ==
  33. AR0: 0010 AR1: 0393 AR2: 0420 AR3: 0618
  34. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0380
  35. AX0.H: 8000 AX0.L: 0000 AX1.H: 0000 AX1.L: 0000
  36. AC0.H: 0000 AC0.M: 0001 AC0.L: 0000
  37. AC1.H: 0000 AC1.M: 8000 AC1.L: 0000
  38. PROD: 0000000000000000
  39. SR: 2064
  40. 80d5 : dsp dmem write ffce = 8049
  41. 80d7 : dsp dmem write ffcf = 85d0
  42. 80db : dsp dmem write ffc9 = 0002
  43. 80dd : dsp dmem write ffcd = 0000
  44. 80df : dsp dmem write ffcb = 0380
  45. DMA pc: 80df, Control: 0006, Address: 804985d0, DSP Address: 0000, Size: 0380
  46. Core/HW/DSPLLE/DSPHost.cpp:70 N[DSPLLE]: g_dsp.iram_crc: dd7e72d5
  47. Core/HW/DSPLLE/DSPSymbols.cpp:84 E[DSPLLE]: Bah! ReadAnnotatedAssembly couldn't find the file ../../docs/DSP/DSP_UC_GBA.txt
  48. Core/DSP/DSPHWInterface.cpp:264 N[DSPLLE]: *** Copy new UCode from 0x804985d0 to 0x0000 (crc: dd7e72d5)
  49. 80e1 : dsp dmem read ffc9 = 0002
  50. STOPPED: 80e5 -> 0010
  51. == Registers ==
  52. AR0: 0010 AR1: 0393 AR2: 0420 AR3: 0618
  53. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0380
  54. AX0.H: 8000 AX0.L: 0000 AX1.H: 0000 AX1.L: 0000
  55. AC0.H: 0000 AC0.M: 0002 AC0.L: 0000
  56. AC1.H: 0000 AC1.M: 0380 AC1.L: 0000
  57. PROD: 0000000000000000
  58. SR: 2060
  59. // skip some boring stuff
  60. dsp dmem write 0010 = 0000
  61. dsp dmem write 0011 = 0000
  62. dsp dmem write 0012 = 0000
  63. dsp dmem write 0013 = 0000
  64. dsp dmem write 0014 = 0000
  65. dsp dmem write 0015 = 0000
  66. dsp dmem write 0016 = 0000
  67. dsp dmem write 0017 = 0000
  68. dsp dmem write 0018 = 0000
  69. dsp dmem write 0019 = 0000
  70. dsp dmem write 001a = 0000
  71. dsp dmem write 001b = 0000
  72. dsp dmem write 001c = 0000
  73. dsp dmem write 001d = 0000
  74. dsp dmem write 001e = 0000
  75. dsp dmem write 001f = 0000
  76. dsp dmem write 0020 = 0000
  77. dsp dmem write 0021 = 0000
  78. dsp dmem write 0022 = 0000
  79. dsp dmem write 0023 = 0000
  80. dsp dmem write 0024 = 0000
  81. dsp dmem write 0025 = 0000
  82. dsp dmem write 0026 = 0000
  83. dsp dmem write 0027 = 0000
  84. dsp dmem write 0028 = 0000
  85. dsp dmem write 0029 = 0000
  86. dsp dmem write 002a = 0000
  87. dsp dmem write 002b = 0000
  88. dsp dmem write 002c = 0000
  89. dsp dmem write 002d = 0000
  90. dsp dmem write 002e = 0000
  91. dsp dmem write 002f = 0000
  92. Coefficient Read @ 1456 = 102f
  93. dsp dmem read 1456 = 102f
  94. Coefficient Read @ 15f6 = 7f65
  95. dsp dmem read 15f6 = 7f65
  96. Coefficient Read @ 1766 = 0273
  97. dsp dmem read 1766 = 0273
  98. call at 00a5 -> 88e5
  99. STARTED 00a4 -> 88e5
  100. == Registers ==
  101. AR0: 0000 AR1: 0030 AR2: 001f AR3: 0618
  102. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  103. AX0.H: 0073 AX0.L: 9b60 AX1.H: 0000 AX1.L: 1000
  104. AC0.H: 007f AC0.M: 6500 AC0.L: 0000
  105. AC1.H: 0000 AC1.M: 0073 AC1.L: 0000
  106. PROD: 001000fffff00000
  107. SR: 3860
  108. dsp dmem read 001f = 0000
  109. dsp dmem read 0020 = 0000
  110. dsp dmem write 001f = 6573
  111. dsp dmem write 0020 = 0000
  112. STOPPED: 00a6
  113. == Registers ==
  114. AR0: 0000 AR1: 002f AR2: 0020 AR3: 0618
  115. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  116. AX0.H: 0073 AX0.L: 9b60 AX1.H: 0000 AX1.L: 1000
  117. AC0.H: 007f AC0.M: 6573 AC0.L: 0000
  118. AC1.H: 0000 AC1.M: 0000 AC1.L: 0000
  119. PROD: 001000fffff00000
  120. SR: 3850
  121. dsp dmem read 0000 = c3cf
  122. call at 00ad -> 8809
  123. STARTED 00ac -> 8809
  124. == Registers ==
  125. AR0: 0001 AR1: 002f AR2: 0020 AR3: 0618
  126. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  127. AX0.H: 00c3 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  128. AC0.H: 0000 AC0.M: 00c3 AC0.L: cf00
  129. AC1.H: 0000 AC1.M: cf00 AC1.L: 0000
  130. PROD: 001000fffff00000
  131. SR: 3860
  132. dsp dmem write 0020 = 0000
  133. dsp dmem write 0020 = cfc3
  134. STOPPED: 00ae
  135. == Registers ==
  136. AR0: 0001 AR1: 002f AR2: 0021 AR3: 0618
  137. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  138. AX0.H: 00c3 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  139. AC0.H: 0000 AC0.M: 00c3 AC0.L: cf00
  140. AC1.H: 0000 AC1.M: cfc3 AC1.L: 0000
  141. PROD: 001000fffff00000
  142. SR: 3878
  143. call at 00af -> 8723
  144. STARTED 00ae -> 8723
  145. == Registers ==
  146. AR0: 0001 AR1: 002f AR2: 0021 AR3: 0618
  147. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  148. AX0.H: 00c3 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  149. AC0.H: 0000 AC0.M: 00c3 AC0.L: cf00
  150. AC1.H: 0000 AC1.M: cfc3 AC1.L: 0000
  151. PROD: 001000fffff00000
  152. SR: 3878
  153. dsp dmem write 0021 = aab0
  154. STOPPED: 00b0
  155. == Registers ==
  156. AR0: 0001 AR1: 002f AR2: 0020 AR3: 0618
  157. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  158. AX0.H: 00c3 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  159. AC0.H: 0000 AC0.M: 00c3 AC0.L: cf00
  160. AC1.H: 0000 AC1.M: aab0 AC1.L: 0000
  161. PROD: 001000fffff00000
  162. SR: 3858
  163. Coefficient Read @ 166c = 06f2
  164. dsp dmem read 166c = 06f2
  165. Coefficient Read @ 1231 = 64fc
  166. dsp dmem read 1231 = 64fc
  167. call at 00be -> 88e5
  168. STARTED 00bd -> 88e5
  169. == Registers ==
  170. AR0: 0001 AR1: 002f AR2: 001e AR3: 0618
  171. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  172. AX0.H: 0064 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  173. AC0.H: 0000 AC0.M: 6f00 AC0.L: 0000
  174. AC1.H: 0000 AC1.M: 0064 AC1.L: fc00
  175. PROD: 001000fffff00000
  176. SR: 3860
  177. dsp dmem read 001e = 0000
  178. dsp dmem read 001f = 6573
  179. dsp dmem write 001e = 6f64
  180. dsp dmem write 001f = 6573
  181. STOPPED: 00bf
  182. == Registers ==
  183. AR0: 0001 AR1: 002e AR2: 001f AR3: 0618
  184. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  185. AX0.H: 0064 AX0.L: 0000 AX1.H: 6573 AX1.L: 1000
  186. AC0.H: 0000 AC0.M: 6f64 AC0.L: 6573
  187. AC1.H: 0000 AC1.M: 0000 AC1.L: 6573
  188. PROD: 001000fffff00000
  189. SR: 3840
  190. dsp dmem read 0001 = a4b2
  191. call at 00c6 -> 8809
  192. STARTED 00c5 -> 8809
  193. == Registers ==
  194. AR0: 0002 AR1: 002e AR2: 001f AR3: 0618
  195. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  196. AX0.H: 00a4 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  197. AC0.H: 0000 AC0.M: 00a4 AC0.L: b200
  198. AC1.H: 0000 AC1.M: b200 AC1.L: 6573
  199. PROD: 001000fffff00000
  200. SR: 3860
  201. dsp dmem write 001f = 6573
  202. dsp dmem write 001f = b2a4
  203. STOPPED: 00c7
  204. == Registers ==
  205. AR0: 0002 AR1: 002e AR2: 0020 AR3: 0618
  206. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  207. AX0.H: 00a4 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  208. AC0.H: 0000 AC0.M: 00a4 AC0.L: b200
  209. AC1.H: 0000 AC1.M: b2a4 AC1.L: 6573
  210. PROD: 001000fffff00000
  211. SR: 3858
  212. call at 00c8 -> 8723
  213. STARTED 00c7 -> 8723
  214. == Registers ==
  215. AR0: 0002 AR1: 002e AR2: 0020 AR3: 0618
  216. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  217. AX0.H: 00a4 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  218. AC0.H: 0000 AC0.M: 00a4 AC0.L: b200
  219. AC1.H: 0000 AC1.M: b2a4 AC1.L: 6573
  220. PROD: 001000fffff00000
  221. SR: 3858
  222. dsp dmem write 0020 = ddc0
  223. STOPPED: 00c9
  224. == Registers ==
  225. AR0: 0002 AR1: 002e AR2: 001f AR3: 0618
  226. IX0: 8049 IX1: 85d0 IX2: 0000 IX3: 0000
  227. AX0.H: 00a4 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  228. AC0.H: 0000 AC0.M: 00a4 AC0.L: b200
  229. AC1.H: 0000 AC1.M: ddc0 AC1.L: 6573
  230. PROD: 001000fffff00000
  231. SR: 3878
  232. dsp dmem read 0005 = 0002
  233. Coefficient Read @ 1285 = 5aff
  234. dsp dmem read 1285 = 5aff
  235. dsp dmem read 0003 = 0006
  236. call at 0101 -> 8809
  237. STARTED 0100 -> 8809
  238. == Registers ==
  239. AR0: 0002 AR1: 002e AR2: 0010 AR3: 0618
  240. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  241. AX0.H: 0060 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  242. AC0.H: fff0 AC0.M: 0060 AC0.L: 0000
  243. AC1.H: 0000 AC1.M: 0002 AC1.L: 0000
  244. PROD: 001000fffff00000
  245. SR: 3878
  246. dsp dmem write 0010 = 0000
  247. dsp dmem write 0011 = 0062
  248. STOPPED: 0102
  249. == Registers ==
  250. AR0: 0002 AR1: 002e AR2: 0012 AR3: 0618
  251. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  252. AX0.H: 0060 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  253. AC0.H: fff0 AC0.M: 0060 AC0.L: 0000
  254. AC1.H: 0000 AC1.M: 0062 AC1.L: 0000
  255. PROD: 001000fffff00000
  256. SR: 3860
  257. dsp dmem write 0013 = 0060
  258. dsp dmem write 0014 = 0000
  259. dsp dmem read 0007 = 829c
  260. Coefficient Read @ 11b8 = 007f
  261. dsp dmem read 11b8 = 007f
  262. call at 0110 -> 81f4
  263. STARTED 010f -> 81f4
  264. == Registers ==
  265. AR0: 0002 AR1: 002e AR2: 0012 AR3: 0013
  266. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  267. AX0.H: 0070 AX0.L: 6573 AX1.H: 6f64 AX1.L: 1000
  268. AC0.H: fff0 AC0.M: 0070 AC0.L: 0000
  269. AC1.H: 0000 AC1.M: 829c AC1.L: 0000
  270. PROD: 001000fffff00000
  271. SR: 3870
  272. dsp dmem write 0013 = 0000
  273. dsp dmem write 0014 = 829c
  274. STOPPED: 0111
  275. == Registers ==
  276. AR0: 0002 AR1: 002f AR2: 0012 AR3: 0015
  277. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  278. AX0.H: 0070 AX0.L: 6573 AX1.H: 0070 AX1.L: 1000
  279. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  280. AC1.H: 0000 AC1.M: 0000 AC1.L: 829c
  281. PROD: 0000000000070000
  282. SR: 3864
  283. call at 0113 -> 8458
  284. STARTED 0112 -> 8458
  285. == Registers ==
  286. AR0: 0002 AR1: 002f AR2: 0012 AR3: 0015
  287. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  288. AX0.H: 0070 AX0.L: 6573 AX1.H: 0070 AX1.L: 1000
  289. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  290. AC1.H: 0000 AC1.M: 829c AC1.L: 0000
  291. PROD: 0000000000070000
  292. SR: 3850
  293. dsp dmem write 0015 = 0000
  294. dsp dmem write 0016 = 82a3
  295. STOPPED: 0114
  296. == Registers ==
  297. AR0: 0002 AR1: 002f AR2: 0012 AR3: 0017
  298. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  299. AX0.H: 0070 AX0.L: 6573 AX1.H: 0000 AX1.L: 1000
  300. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  301. AC1.H: 0000 AC1.M: 0000 AC1.L: 82a3
  302. PROD: 0000000000070000
  303. SR: 3864
  304. dsp dmem read 0006 = 0000
  305. Coefficient Read @ 165b = 0000
  306. dsp dmem read 165b = 0000
  307. call at 011c -> 88e5
  308. STARTED 011b -> 88e5
  309. == Registers ==
  310. AR0: 0002 AR1: 002f AR2: 0015 AR3: 0017
  311. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  312. AX0.H: 0000 AX0.L: 6573 AX1.H: 0000 AX1.L: 1000
  313. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  314. AC1.H: 0000 AC1.M: 0000 AC1.L: 82a3
  315. PROD: 0000000000070000
  316. SR: 7864
  317. dsp dmem read 0015 = 0000
  318. dsp dmem read 0016 = 82a3
  319. dsp dmem write 0015 = 0000
  320. dsp dmem write 0016 = 82a3
  321. STOPPED: 011d
  322. == Registers ==
  323. AR0: 0002 AR1: 002e AR2: 0016 AR3: 0017
  324. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  325. AX0.H: 0000 AX0.L: 6573 AX1.H: 0000 AX1.L: 1000
  326. AC0.H: 0000 AC0.M: 0000 AC0.L: 82a3
  327. AC1.H: 0000 AC1.M: 0000 AC1.L: 82a3
  328. PROD: 0000000000070000
  329. SR: 7860
  330. dsp dmem write 0016 = 0000
  331. dsp dmem write 0017 = 82a0
  332. Coefficient Read @ 1723 = ffe0
  333. dsp dmem read 1723 = ffe0
  334. Coefficient Read @ 166b = 0000
  335. dsp dmem read 166b = 0000
  336. call at 0129 -> 88e5
  337. STARTED 0128 -> 88e5
  338. == Registers ==
  339. AR0: 0002 AR1: 002e AR2: 0016 AR3: 0017
  340. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  341. AX0.H: 0000 AX0.L: 6573 AX1.H: 0000 AX1.L: 1000
  342. AC0.H: ffff AC0.M: ffff AC0.L: fe00
  343. AC1.H: 0000 AC1.M: 0000 AC1.L: 82a3
  344. PROD: 0000000000070000
  345. SR: 7868
  346. dsp dmem read 0016 = 0000
  347. dsp dmem read 0017 = 82a0
  348. dsp dmem write 0016 = 0000
  349. dsp dmem write 0017 = 80a0
  350. STOPPED: 012a
  351. == Registers ==
  352. AR0: 0002 AR1: 002d AR2: 0017 AR3: 0017
  353. IX0: 8049 IX1: 85d0 IX2: 0001 IX3: 0000
  354. AX0.H: 0000 AX0.L: 6573 AX1.H: 0000 AX1.L: 1000
  355. AC0.H: 0000 AC0.M: 0000 AC0.L: 80a0
  356. AC1.H: 0000 AC1.M: 0000 AC1.L: 82a0
  357. PROD: 0000000000070000
  358. SR: 7861
  359. Coefficient Read @ 1491 = 6a0f
  360. dsp dmem read 1491 = 6a0f
  361. Coefficient Read @ 1468 = f808
  362. dsp dmem read 1468 = f808
  363. Coefficient Read @ 11fc = 0003
  364. dsp dmem read 11fc = 0003
  365. Coefficient Read @ 11b8 = 007f
  366. dsp dmem read 11b8 = 007f
  367. dsp dmem read 0012 = 0000
  368. dsp dmem write 0012 = 2014
  369. dsp dmem read 0011 = 0062
  370. dsp dmem write 0011 = 0062
  371. dsp dmem read 0011 = 0062
  372. dsp dmem read 0012 = 2014
  373. dsp dmem read 0012 = 2014
  374. dsp dmem read 0011 = 0062
  375. dsp dmem read 0012 = 2014
  376. Coefficient Read @ 15f1 = 0200
  377. dsp dmem read 15f1 = 0200
  378. Coefficient Read @ 10ca = 3461
  379. dsp dmem read 10ca = 3461
  380. Coefficient Read @ 1043 = 0076
  381. dsp dmem read 1043 = 0076
  382. dsp dmem write 0022 = f795
  383. Coefficient Read @ 1259 = 6143
  384. dsp dmem read 1259 = 6143
  385. Coefficient Read @ 16fe = 0008
  386. dsp dmem read 16fe = 0008
  387. dsp dmem write 0023 = c1df
  388. dsp dmem read 0008 = 804b
  389. dsp dmem read 0009 = 9b80
  390. call at 01b2 -> 808b
  391. STARTED 01b1 -> 808b
  392. == Registers ==
  393. AR0: 0002 AR1: 002d AR2: 0017 AR3: 0017
  394. IX0: 8049 IX1: a094 IX2: 3f80 IX3: 0000
  395. AX0.H: 804b AX0.L: 9b80 AX1.H: 0020 AX1.L: 0008
  396. AC0.H: 590c AC0.M: c1df AC0.L: 0000
  397. AC1.H: 0034 AC1.M: a094 AC1.L: 0008
  398. PROD: 0000000000070000
  399. SR: 3878
  400. dsp dmem write ffce = 804b
  401. dsp dmem write ffcf = 9b80
  402. dsp dmem write ffc9 = 0001
  403. dsp dmem write ffcd = 0020
  404. dsp dmem write ffcb = 0008
  405. dsp dmem read ffc9 = 0001
  406. STOPPED: 01b3
  407. == Registers ==
  408. AR0: 0002 AR1: 002d AR2: 0017 AR3: 0017
  409. IX0: 8049 IX1: a094 IX2: 3f80 IX3: 0000
  410. AX0.H: 804b AX0.L: 9b80 AX1.H: 0020 AX1.L: 0008
  411. AC0.H: 0000 AC0.M: 0000 AC0.L: 0000
  412. AC1.H: 0034 AC1.M: a094 AC1.L: 0008
  413. PROD: 0000000000070000
  414. SR: 3864
  415. // skip more boring stuff
  416. // back to original ucode
  417. // runs two DMAs!
  418. STARTED 80b5 -> 80b5
  419. == Registers ==
  420. AR0: 0010 AR1: 002d AR2: 0017 AR3: 0017
  421. IX0: 0049 IX1: 36a0 IX2: 0000 IX3: 1d20
  422. AX0.H: 004b AX0.L: 2a00 AX1.H: 0000 AX1.L: 2000
  423. AC0.H: 0000 AC0.M: 8000 AC0.L: 0000
  424. AC1.H: 0034 AC1.M: a094 AC1.L: 0008
  425. PROD: 0000000000070000
  426. SR: 2060
  427. 80be : dsp dmem write ffce = 004b
  428. 80c0 : dsp dmem write ffcf = 2a00
  429. 80c4 : dsp dmem write ffc9 = 0000
  430. 80c6 : dsp dmem write ffcd = 0000
  431. 80c8 : dsp dmem write ffcb = 2000
  432. DMA pc: 80c8, Control: 0004, Address: 004b2a00, DSP Address: 0000, Size: 2000
  433. *** ddma_in RAM (0x004b2a00) -> DRAM_DSP (0x0000) : size (0x00002000)
  434. 80ca : dsp dmem read ffc9 = 0000
  435. 80d5 : dsp dmem write ffce = 0049
  436. 80d7 : dsp dmem write ffcf = 36a0
  437. 80db : dsp dmem write ffc9 = 0002
  438. 80dd : dsp dmem write ffcd = 0000
  439. 80df : dsp dmem write ffcb = 1d20
  440. DMA pc: 80df, Control: 0006, Address: 004936a0, DSP Address: 0000, Size: 1d20
  441. 23:17:191 Core/HW/DSPLLE/DSPHost.cpp:70 N[DSPLLE]: g_dsp.iram_crc: 2fcdf1ec
  442. 23:17:213 Core/DSP/DSPHWInterface.cpp:264 N[DSPLLE]: *** Copy new UCode from 0x004936a0 to 0x0000 (crc: 2fcdf1ec)
  443. 80e1 : dsp dmem read ffc9 = 0002
  444. STOPPED: 80e5 -> 0010
  445. == Registers ==
  446. AR0: 0010 AR1: 002d AR2: 0017 AR3: 0017
  447. IX0: 0049 IX1: 36a0 IX2: 0000 IX3: 1d20
  448. AX0.H: 004b AX0.L: 2a00 AX1.H: 0000 AX1.L: 2000
  449. AC0.H: 0000 AC0.M: 0002 AC0.L: 0000
  450. AC1.H: 0000 AC1.M: 1d20 AC1.L: 0000
  451. PROD: 0000000000070000
  452. SR: 2060