fsl-edma.txt 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. * Freescale enhanced Direct Memory Access(eDMA) Controller
  2. The eDMA channels have multiplex capability by programmble memory-mapped
  3. registers. channels are split into two groups, called DMAMUX0 and DMAMUX1,
  4. specific DMA request source can only be multiplexed by any channel of certain
  5. group, DMAMUX0 or DMAMUX1, but not both.
  6. * eDMA Controller
  7. Required properties:
  8. - compatible :
  9. - "fsl,vf610-edma" for eDMA used similar to that on Vybrid vf610 SoC
  10. - reg : Specifies base physical address(s) and size of the eDMA registers.
  11. The 1st region is eDMA control register's address and size.
  12. The 2nd and the 3rd regions are programmable channel multiplexing
  13. control register's address and size.
  14. - interrupts : A list of interrupt-specifiers, one for each entry in
  15. interrupt-names.
  16. - interrupt-names : Should contain:
  17. "edma-tx" - the transmission interrupt
  18. "edma-err" - the error interrupt
  19. - #dma-cells : Must be <2>.
  20. The 1st cell specifies the DMAMUX(0 for DMAMUX0 and 1 for DMAMUX1).
  21. Specific request source can only be multiplexed by specific channels
  22. group called DMAMUX.
  23. The 2nd cell specifies the request source(slot) ID.
  24. See the SoC's reference manual for all the supported request sources.
  25. - dma-channels : Number of channels supported by the controller
  26. - clock-names : A list of channel group clock names. Should contain:
  27. "dmamux0" - clock name of mux0 group
  28. "dmamux1" - clock name of mux1 group
  29. - clocks : A list of phandle and clock-specifier pairs, one for each entry in
  30. clock-names.
  31. Optional properties:
  32. - big-endian: If present registers and hardware scatter/gather descriptors
  33. of the eDMA are implemented in big endian mode, otherwise in little
  34. mode.
  35. Examples:
  36. edma0: dma-controller@40018000 {
  37. #dma-cells = <2>;
  38. compatible = "fsl,vf610-edma";
  39. reg = <0x40018000 0x2000>,
  40. <0x40024000 0x1000>,
  41. <0x40025000 0x1000>;
  42. interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
  43. <0 9 IRQ_TYPE_LEVEL_HIGH>;
  44. interrupt-names = "edma-tx", "edma-err";
  45. dma-channels = <32>;
  46. clock-names = "dmamux0", "dmamux1";
  47. clocks = <&clks VF610_CLK_DMAMUX0>,
  48. <&clks VF610_CLK_DMAMUX1>;
  49. };
  50. * DMA clients
  51. DMA client drivers that uses the DMA function must use the format described
  52. in the dma.txt file, using a two-cell specifier for each channel: the 1st
  53. specifies the channel group(DMAMUX) in which this request can be multiplexed,
  54. and the 2nd specifies the request source.
  55. Examples:
  56. sai2: sai@40031000 {
  57. compatible = "fsl,vf610-sai";
  58. reg = <0x40031000 0x1000>;
  59. interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
  60. clock-names = "sai";
  61. clocks = <&clks VF610_CLK_SAI2>;
  62. dma-names = "tx", "rx";
  63. dmas = <&edma0 0 21>,
  64. <&edma0 0 20>;
  65. status = "disabled";
  66. };