hisilicon.txt 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193
  1. Hisilicon Platforms Device Tree Bindings
  2. ----------------------------------------------------
  3. Hi6220 SoC
  4. Required root node properties:
  5. - compatible = "hisilicon,hi6220";
  6. Hi4511 Board
  7. Required root node properties:
  8. - compatible = "hisilicon,hi3620-hi4511";
  9. HiP04 D01 Board
  10. Required root node properties:
  11. - compatible = "hisilicon,hip04-d01";
  12. HiP01 ca9x2 Board
  13. Required root node properties:
  14. - compatible = "hisilicon,hip01-ca9x2";
  15. HiKey Board
  16. Required root node properties:
  17. - compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
  18. Hisilicon system controller
  19. Required properties:
  20. - compatible : "hisilicon,sysctrl"
  21. - reg : Register address and size
  22. Optional properties:
  23. - smp-offset : offset in sysctrl for notifying slave cpu booting
  24. cpu 1, reg;
  25. cpu 2, reg + 0x4;
  26. cpu 3, reg + 0x8;
  27. If reg value is not zero, cpun exit wfi and go
  28. - resume-offset : offset in sysctrl for notifying cpu0 when resume
  29. - reboot-offset : offset in sysctrl for system reboot
  30. Example:
  31. /* for Hi3620 */
  32. sysctrl: system-controller@fc802000 {
  33. compatible = "hisilicon,sysctrl";
  34. reg = <0xfc802000 0x1000>;
  35. smp-offset = <0x31c>;
  36. resume-offset = <0x308>;
  37. reboot-offset = <0x4>;
  38. };
  39. -----------------------------------------------------------------------
  40. Hisilicon Hi6220 system controller
  41. Required properties:
  42. - compatible : "hisilicon,hi6220-sysctrl"
  43. - reg : Register address and size
  44. - #clock-cells: should be set to 1, many clock registers are defined
  45. under this controller and this property must be present.
  46. Hisilicon designs this controller as one of the system controllers,
  47. its main functions are the same as Hisilicon system controller, but
  48. the register offset of some core modules are different.
  49. Example:
  50. /*for Hi6220*/
  51. sys_ctrl: sys_ctrl@f7030000 {
  52. compatible = "hisilicon,hi6220-sysctrl", "syscon";
  53. reg = <0x0 0xf7030000 0x0 0x2000>;
  54. #clock-cells = <1>;
  55. };
  56. Hisilicon Hi6220 Power Always ON domain controller
  57. Required properties:
  58. - compatible : "hisilicon,hi6220-aoctrl"
  59. - reg : Register address and size
  60. - #clock-cells: should be set to 1, many clock registers are defined
  61. under this controller and this property must be present.
  62. Hisilicon designs this system controller to control the power always
  63. on domain for mobile platform.
  64. Example:
  65. /*for Hi6220*/
  66. ao_ctrl: ao_ctrl@f7800000 {
  67. compatible = "hisilicon,hi6220-aoctrl", "syscon";
  68. reg = <0x0 0xf7800000 0x0 0x2000>;
  69. #clock-cells = <1>;
  70. };
  71. Hisilicon Hi6220 Media domain controller
  72. Required properties:
  73. - compatible : "hisilicon,hi6220-mediactrl"
  74. - reg : Register address and size
  75. - #clock-cells: should be set to 1, many clock registers are defined
  76. under this controller and this property must be present.
  77. Hisilicon designs this system controller to control the multimedia
  78. domain(e.g. codec, G3D ...) for mobile platform.
  79. Example:
  80. /*for Hi6220*/
  81. media_ctrl: media_ctrl@f4410000 {
  82. compatible = "hisilicon,hi6220-mediactrl", "syscon";
  83. reg = <0x0 0xf4410000 0x0 0x1000>;
  84. #clock-cells = <1>;
  85. };
  86. Hisilicon Hi6220 Power Management domain controller
  87. Required properties:
  88. - compatible : "hisilicon,hi6220-pmctrl"
  89. - reg : Register address and size
  90. - #clock-cells: should be set to 1, some clock registers are define
  91. under this controller and this property must be present.
  92. Hisilicon designs this system controller to control the power management
  93. domain for mobile platform.
  94. Example:
  95. /*for Hi6220*/
  96. pm_ctrl: pm_ctrl@f7032000 {
  97. compatible = "hisilicon,hi6220-pmctrl", "syscon";
  98. reg = <0x0 0xf7032000 0x0 0x1000>;
  99. #clock-cells = <1>;
  100. };
  101. -----------------------------------------------------------------------
  102. Hisilicon HiP01 system controller
  103. Required properties:
  104. - compatible : "hisilicon,hip01-sysctrl"
  105. - reg : Register address and size
  106. The HiP01 system controller is mostly compatible with hisilicon
  107. system controller,but it has some specific control registers for
  108. HIP01 SoC family, such as slave core boot, and also some same
  109. registers located at different offset.
  110. Example:
  111. /* for hip01-ca9x2 */
  112. sysctrl: system-controller@10000000 {
  113. compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
  114. reg = <0x10000000 0x1000>;
  115. reboot-offset = <0x4>;
  116. };
  117. -----------------------------------------------------------------------
  118. Hisilicon CPU controller
  119. Required properties:
  120. - compatible : "hisilicon,cpuctrl"
  121. - reg : Register address and size
  122. The clock registers and power registers of secondary cores are defined
  123. in CPU controller, especially in HIX5HD2 SoC.
  124. -----------------------------------------------------------------------
  125. PCTRL: Peripheral misc control register
  126. Required Properties:
  127. - compatible: "hisilicon,pctrl"
  128. - reg: Address and size of pctrl.
  129. Example:
  130. /* for Hi3620 */
  131. pctrl: pctrl@fca09000 {
  132. compatible = "hisilicon,pctrl";
  133. reg = <0xfca09000 0x1000>;
  134. };
  135. -----------------------------------------------------------------------
  136. Fabric:
  137. Required Properties:
  138. - compatible: "hisilicon,hip04-fabric";
  139. - reg: Address and size of Fabric
  140. -----------------------------------------------------------------------
  141. Bootwrapper boot method (software protocol on SMP):
  142. Required Properties:
  143. - compatible: "hisilicon,hip04-bootwrapper";
  144. - boot-method: Address and size of boot method.
  145. [0]: bootwrapper physical address
  146. [1]: bootwrapper size
  147. [2]: relocation physical address
  148. [3]: relocation size