qcom,gcc-msm8960.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * Copyright (c) 2013, The Linux Foundation. All rights reserved.
  3. *
  4. * This software is licensed under the terms of the GNU General Public
  5. * License version 2, as published by the Free Software Foundation, and
  6. * may be copied, distributed, and modified under those terms.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. */
  13. #ifndef _DT_BINDINGS_RESET_MSM_GCC_8960_H
  14. #define _DT_BINDINGS_RESET_MSM_GCC_8960_H
  15. #define SFAB_MSS_Q6_SW_RESET 0
  16. #define SFAB_MSS_Q6_FW_RESET 1
  17. #define QDSS_STM_RESET 2
  18. #define AFAB_SMPSS_S_RESET 3
  19. #define AFAB_SMPSS_M1_RESET 4
  20. #define AFAB_SMPSS_M0_RESET 5
  21. #define AFAB_EBI1_CH0_RESET 6
  22. #define AFAB_EBI1_CH1_RESET 7
  23. #define SFAB_ADM0_M0_RESET 8
  24. #define SFAB_ADM0_M1_RESET 9
  25. #define SFAB_ADM0_M2_RESET 10
  26. #define ADM0_C2_RESET 11
  27. #define ADM0_C1_RESET 12
  28. #define ADM0_C0_RESET 13
  29. #define ADM0_PBUS_RESET 14
  30. #define ADM0_RESET 15
  31. #define QDSS_CLKS_SW_RESET 16
  32. #define QDSS_POR_RESET 17
  33. #define QDSS_TSCTR_RESET 18
  34. #define QDSS_HRESET_RESET 19
  35. #define QDSS_AXI_RESET 20
  36. #define QDSS_DBG_RESET 21
  37. #define PCIE_A_RESET 22
  38. #define PCIE_AUX_RESET 23
  39. #define PCIE_H_RESET 24
  40. #define SFAB_PCIE_M_RESET 25
  41. #define SFAB_PCIE_S_RESET 26
  42. #define SFAB_MSS_M_RESET 27
  43. #define SFAB_USB3_M_RESET 28
  44. #define SFAB_RIVA_M_RESET 29
  45. #define SFAB_LPASS_RESET 30
  46. #define SFAB_AFAB_M_RESET 31
  47. #define AFAB_SFAB_M0_RESET 32
  48. #define AFAB_SFAB_M1_RESET 33
  49. #define SFAB_SATA_S_RESET 34
  50. #define SFAB_DFAB_M_RESET 35
  51. #define DFAB_SFAB_M_RESET 36
  52. #define DFAB_SWAY0_RESET 37
  53. #define DFAB_SWAY1_RESET 38
  54. #define DFAB_ARB0_RESET 39
  55. #define DFAB_ARB1_RESET 40
  56. #define PPSS_PROC_RESET 41
  57. #define PPSS_RESET 42
  58. #define DMA_BAM_RESET 43
  59. #define SPS_TIC_H_RESET 44
  60. #define SLIMBUS_H_RESET 45
  61. #define SFAB_CFPB_M_RESET 46
  62. #define SFAB_CFPB_S_RESET 47
  63. #define TSIF_H_RESET 48
  64. #define CE1_H_RESET 49
  65. #define CE1_CORE_RESET 50
  66. #define CE1_SLEEP_RESET 51
  67. #define CE2_H_RESET 52
  68. #define CE2_CORE_RESET 53
  69. #define SFAB_SFPB_M_RESET 54
  70. #define SFAB_SFPB_S_RESET 55
  71. #define RPM_PROC_RESET 56
  72. #define PMIC_SSBI2_RESET 57
  73. #define SDC1_RESET 58
  74. #define SDC2_RESET 59
  75. #define SDC3_RESET 60
  76. #define SDC4_RESET 61
  77. #define SDC5_RESET 62
  78. #define DFAB_A2_RESET 63
  79. #define USB_HS1_RESET 64
  80. #define USB_HSIC_RESET 65
  81. #define USB_FS1_XCVR_RESET 66
  82. #define USB_FS1_RESET 67
  83. #define USB_FS2_XCVR_RESET 68
  84. #define USB_FS2_RESET 69
  85. #define GSBI1_RESET 70
  86. #define GSBI2_RESET 71
  87. #define GSBI3_RESET 72
  88. #define GSBI4_RESET 73
  89. #define GSBI5_RESET 74
  90. #define GSBI6_RESET 75
  91. #define GSBI7_RESET 76
  92. #define GSBI8_RESET 77
  93. #define GSBI9_RESET 78
  94. #define GSBI10_RESET 79
  95. #define GSBI11_RESET 80
  96. #define GSBI12_RESET 81
  97. #define SPDM_RESET 82
  98. #define TLMM_H_RESET 83
  99. #define SFAB_MSS_S_RESET 84
  100. #define MSS_SLP_RESET 85
  101. #define MSS_Q6SW_JTAG_RESET 86
  102. #define MSS_Q6FW_JTAG_RESET 87
  103. #define MSS_RESET 88
  104. #define SATA_H_RESET 89
  105. #define SATA_RXOOB_RESE 90
  106. #define SATA_PMALIVE_RESET 91
  107. #define SATA_SFAB_M_RESET 92
  108. #define TSSC_RESET 93
  109. #define PDM_RESET 94
  110. #define MPM_H_RESET 95
  111. #define MPM_RESET 96
  112. #define SFAB_SMPSS_S_RESET 97
  113. #define PRNG_RESET 98
  114. #define RIVA_RESET 99
  115. #define USB_HS3_RESET 100
  116. #define USB_HS4_RESET 101
  117. #define CE3_RESET 102
  118. #define PCIE_EXT_PCI_RESET 103
  119. #define PCIE_PHY_RESET 104
  120. #define PCIE_PCI_RESET 105
  121. #define PCIE_POR_RESET 106
  122. #define PCIE_HCLK_RESET 107
  123. #define PCIE_ACLK_RESET 108
  124. #define CE3_H_RESET 109
  125. #define SFAB_CE3_M_RESET 110
  126. #define SFAB_CE3_S_RESET 111
  127. #define SATA_RESET 112
  128. #define CE3_SLEEP_RESET 113
  129. #define GSS_SLP_RESET 114
  130. #define GSS_RESET 115
  131. #endif