sh73a0-clock.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /*
  2. * Copyright 2014 Ulrich Hecht
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. */
  9. #ifndef __DT_BINDINGS_CLOCK_SH73A0_H__
  10. #define __DT_BINDINGS_CLOCK_SH73A0_H__
  11. /* CPG */
  12. #define SH73A0_CLK_MAIN 0
  13. #define SH73A0_CLK_PLL0 1
  14. #define SH73A0_CLK_PLL1 2
  15. #define SH73A0_CLK_PLL2 3
  16. #define SH73A0_CLK_PLL3 4
  17. #define SH73A0_CLK_DSI0PHY 5
  18. #define SH73A0_CLK_DSI1PHY 6
  19. #define SH73A0_CLK_ZG 7
  20. #define SH73A0_CLK_M3 8
  21. #define SH73A0_CLK_B 9
  22. #define SH73A0_CLK_M1 10
  23. #define SH73A0_CLK_M2 11
  24. #define SH73A0_CLK_Z 12
  25. #define SH73A0_CLK_ZX 13
  26. #define SH73A0_CLK_HP 14
  27. /* MSTP0 */
  28. #define SH73A0_CLK_IIC2 1
  29. #define SH73A0_CLK_MSIOF0 0
  30. /* MSTP1 */
  31. #define SH73A0_CLK_CEU1 29
  32. #define SH73A0_CLK_CSI2_RX1 28
  33. #define SH73A0_CLK_CEU0 27
  34. #define SH73A0_CLK_CSI2_RX0 26
  35. #define SH73A0_CLK_TMU0 25
  36. #define SH73A0_CLK_DSITX0 18
  37. #define SH73A0_CLK_IIC0 16
  38. #define SH73A0_CLK_SGX 12
  39. #define SH73A0_CLK_LCDC0 0
  40. /* MSTP2 */
  41. #define SH73A0_CLK_SCIFA7 19
  42. #define SH73A0_CLK_SY_DMAC 18
  43. #define SH73A0_CLK_MP_DMAC 17
  44. #define SH73A0_CLK_MSIOF3 15
  45. #define SH73A0_CLK_MSIOF1 8
  46. #define SH73A0_CLK_SCIFA5 7
  47. #define SH73A0_CLK_SCIFB 6
  48. #define SH73A0_CLK_MSIOF2 5
  49. #define SH73A0_CLK_SCIFA0 4
  50. #define SH73A0_CLK_SCIFA1 3
  51. #define SH73A0_CLK_SCIFA2 2
  52. #define SH73A0_CLK_SCIFA3 1
  53. #define SH73A0_CLK_SCIFA4 0
  54. /* MSTP3 */
  55. #define SH73A0_CLK_SCIFA6 31
  56. #define SH73A0_CLK_CMT1 29
  57. #define SH73A0_CLK_FSI 28
  58. #define SH73A0_CLK_IRDA 25
  59. #define SH73A0_CLK_IIC1 23
  60. #define SH73A0_CLK_USB 22
  61. #define SH73A0_CLK_FLCTL 15
  62. #define SH73A0_CLK_SDHI0 14
  63. #define SH73A0_CLK_SDHI1 13
  64. #define SH73A0_CLK_MMCIF0 12
  65. #define SH73A0_CLK_SDHI2 11
  66. #define SH73A0_CLK_TPU0 4
  67. #define SH73A0_CLK_TPU1 3
  68. #define SH73A0_CLK_TPU2 2
  69. #define SH73A0_CLK_TPU3 1
  70. #define SH73A0_CLK_TPU4 0
  71. /* MSTP4 */
  72. #define SH73A0_CLK_IIC3 11
  73. #define SH73A0_CLK_IIC4 10
  74. #define SH73A0_CLK_KEYSC 3
  75. /* MSTP5 */
  76. #define SH73A0_CLK_INTCA0 8
  77. #endif