yam.c 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206
  1. /*****************************************************************************/
  2. /*
  3. * yam.c -- YAM radio modem driver.
  4. *
  5. * Copyright (C) 1998 Frederic Rible F1OAT (frible@teaser.fr)
  6. * Adapted from baycom.c driver written by Thomas Sailer (sailer@ife.ee.ethz.ch)
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. *
  22. * Please note that the GPL allows you to use the driver, NOT the radio.
  23. * In order to use the radio, you need a license from the communications
  24. * authority of your country.
  25. *
  26. *
  27. * History:
  28. * 0.0 F1OAT 06.06.98 Begin of work with baycom.c source code V 0.3
  29. * 0.1 F1OAT 07.06.98 Add timer polling routine for channel arbitration
  30. * 0.2 F6FBB 08.06.98 Added delay after FPGA programming
  31. * 0.3 F6FBB 29.07.98 Delayed PTT implementation for dupmode=2
  32. * 0.4 F6FBB 30.07.98 Added TxTail, Slottime and Persistence
  33. * 0.5 F6FBB 01.08.98 Shared IRQs, /proc/net and network statistics
  34. * 0.6 F6FBB 25.08.98 Added 1200Bds format
  35. * 0.7 F6FBB 12.09.98 Added to the kernel configuration
  36. * 0.8 F6FBB 14.10.98 Fixed slottime/persistence timing bug
  37. * OK1ZIA 2.09.01 Fixed "kfree_skb on hard IRQ"
  38. * using dev_kfree_skb_any(). (important in 2.4 kernel)
  39. *
  40. */
  41. /*****************************************************************************/
  42. #include <linux/module.h>
  43. #include <linux/types.h>
  44. #include <linux/net.h>
  45. #include <linux/in.h>
  46. #include <linux/if.h>
  47. #include <linux/slab.h>
  48. #include <linux/errno.h>
  49. #include <linux/bitops.h>
  50. #include <linux/random.h>
  51. #include <asm/io.h>
  52. #include <linux/interrupt.h>
  53. #include <linux/ioport.h>
  54. #include <linux/firmware.h>
  55. #include <linux/platform_device.h>
  56. #include <linux/netdevice.h>
  57. #include <linux/if_arp.h>
  58. #include <linux/etherdevice.h>
  59. #include <linux/skbuff.h>
  60. #include <net/ax25.h>
  61. #include <linux/kernel.h>
  62. #include <linux/proc_fs.h>
  63. #include <linux/seq_file.h>
  64. #include <net/net_namespace.h>
  65. #include <linux/uaccess.h>
  66. #include <linux/init.h>
  67. #include <linux/yam.h>
  68. /* --------------------------------------------------------------------- */
  69. static const char yam_drvname[] = "yam";
  70. static const char yam_drvinfo[] __initconst = KERN_INFO \
  71. "YAM driver version 0.8 by F1OAT/F6FBB\n";
  72. /* --------------------------------------------------------------------- */
  73. #define FIRMWARE_9600 "yam/9600.bin"
  74. #define FIRMWARE_1200 "yam/1200.bin"
  75. #define YAM_9600 1
  76. #define YAM_1200 2
  77. #define NR_PORTS 4
  78. #define YAM_MAGIC 0xF10A7654
  79. /* Transmitter states */
  80. #define TX_OFF 0
  81. #define TX_HEAD 1
  82. #define TX_DATA 2
  83. #define TX_CRC1 3
  84. #define TX_CRC2 4
  85. #define TX_TAIL 5
  86. #define YAM_MAX_FRAME 1024
  87. #define DEFAULT_BITRATE 9600 /* bps */
  88. #define DEFAULT_HOLDD 10 /* sec */
  89. #define DEFAULT_TXD 300 /* ms */
  90. #define DEFAULT_TXTAIL 10 /* ms */
  91. #define DEFAULT_SLOT 100 /* ms */
  92. #define DEFAULT_PERS 64 /* 0->255 */
  93. struct yam_port {
  94. int magic;
  95. int bitrate;
  96. int baudrate;
  97. int iobase;
  98. int irq;
  99. int dupmode;
  100. struct net_device *dev;
  101. int nb_rxint;
  102. int nb_mdint;
  103. /* Parameters section */
  104. int txd; /* tx delay */
  105. int holdd; /* duplex ptt delay */
  106. int txtail; /* txtail delay */
  107. int slot; /* slottime */
  108. int pers; /* persistence */
  109. /* Tx section */
  110. int tx_state;
  111. int tx_count;
  112. int slotcnt;
  113. unsigned char tx_buf[YAM_MAX_FRAME];
  114. int tx_len;
  115. int tx_crcl, tx_crch;
  116. struct sk_buff_head send_queue; /* Packets awaiting transmission */
  117. /* Rx section */
  118. int dcd;
  119. unsigned char rx_buf[YAM_MAX_FRAME];
  120. int rx_len;
  121. int rx_crcl, rx_crch;
  122. };
  123. struct yam_mcs {
  124. unsigned char bits[YAM_FPGA_SIZE];
  125. int bitrate;
  126. struct yam_mcs *next;
  127. };
  128. static struct net_device *yam_devs[NR_PORTS];
  129. static struct yam_mcs *yam_data;
  130. static DEFINE_TIMER(yam_timer, NULL);
  131. /* --------------------------------------------------------------------- */
  132. #define RBR(iobase) (iobase+0)
  133. #define THR(iobase) (iobase+0)
  134. #define IER(iobase) (iobase+1)
  135. #define IIR(iobase) (iobase+2)
  136. #define FCR(iobase) (iobase+2)
  137. #define LCR(iobase) (iobase+3)
  138. #define MCR(iobase) (iobase+4)
  139. #define LSR(iobase) (iobase+5)
  140. #define MSR(iobase) (iobase+6)
  141. #define SCR(iobase) (iobase+7)
  142. #define DLL(iobase) (iobase+0)
  143. #define DLM(iobase) (iobase+1)
  144. #define YAM_EXTENT 8
  145. /* Interrupt Identification Register Bit Masks */
  146. #define IIR_NOPEND 1
  147. #define IIR_MSR 0
  148. #define IIR_TX 2
  149. #define IIR_RX 4
  150. #define IIR_LSR 6
  151. #define IIR_TIMEOUT 12 /* Fifo mode only */
  152. #define IIR_MASK 0x0F
  153. /* Interrupt Enable Register Bit Masks */
  154. #define IER_RX 1 /* enable rx interrupt */
  155. #define IER_TX 2 /* enable tx interrupt */
  156. #define IER_LSR 4 /* enable line status interrupts */
  157. #define IER_MSR 8 /* enable modem status interrupts */
  158. /* Modem Control Register Bit Masks */
  159. #define MCR_DTR 0x01 /* DTR output */
  160. #define MCR_RTS 0x02 /* RTS output */
  161. #define MCR_OUT1 0x04 /* OUT1 output (not accessible in RS232) */
  162. #define MCR_OUT2 0x08 /* Master Interrupt enable (must be set on PCs) */
  163. #define MCR_LOOP 0x10 /* Loopback enable */
  164. /* Modem Status Register Bit Masks */
  165. #define MSR_DCTS 0x01 /* Delta CTS input */
  166. #define MSR_DDSR 0x02 /* Delta DSR */
  167. #define MSR_DRIN 0x04 /* Delta RI */
  168. #define MSR_DDCD 0x08 /* Delta DCD */
  169. #define MSR_CTS 0x10 /* CTS input */
  170. #define MSR_DSR 0x20 /* DSR input */
  171. #define MSR_RING 0x40 /* RI input */
  172. #define MSR_DCD 0x80 /* DCD input */
  173. /* line status register bit mask */
  174. #define LSR_RXC 0x01
  175. #define LSR_OE 0x02
  176. #define LSR_PE 0x04
  177. #define LSR_FE 0x08
  178. #define LSR_BREAK 0x10
  179. #define LSR_THRE 0x20
  180. #define LSR_TSRE 0x40
  181. /* Line Control Register Bit Masks */
  182. #define LCR_DLAB 0x80
  183. #define LCR_BREAK 0x40
  184. #define LCR_PZERO 0x28
  185. #define LCR_PEVEN 0x18
  186. #define LCR_PODD 0x08
  187. #define LCR_STOP1 0x00
  188. #define LCR_STOP2 0x04
  189. #define LCR_BIT5 0x00
  190. #define LCR_BIT6 0x02
  191. #define LCR_BIT7 0x01
  192. #define LCR_BIT8 0x03
  193. /* YAM Modem <-> UART Port mapping */
  194. #define TX_RDY MSR_DCTS /* transmitter ready to send */
  195. #define RX_DCD MSR_DCD /* carrier detect */
  196. #define RX_FLAG MSR_RING /* hdlc flag received */
  197. #define FPGA_DONE MSR_DSR /* FPGA is configured */
  198. #define PTT_ON (MCR_RTS|MCR_OUT2) /* activate PTT */
  199. #define PTT_OFF (MCR_DTR|MCR_OUT2) /* release PTT */
  200. #define ENABLE_RXINT IER_RX /* enable uart rx interrupt during rx */
  201. #define ENABLE_TXINT IER_MSR /* enable uart ms interrupt during tx */
  202. #define ENABLE_RTXINT (IER_RX|IER_MSR) /* full duplex operations */
  203. /*************************************************************************
  204. * CRC Tables
  205. ************************************************************************/
  206. static const unsigned char chktabl[256] =
  207. {0x00, 0x89, 0x12, 0x9b, 0x24, 0xad, 0x36, 0xbf, 0x48, 0xc1, 0x5a, 0xd3, 0x6c, 0xe5, 0x7e,
  208. 0xf7, 0x81, 0x08, 0x93, 0x1a, 0xa5, 0x2c, 0xb7, 0x3e, 0xc9, 0x40, 0xdb, 0x52, 0xed, 0x64,
  209. 0xff, 0x76, 0x02, 0x8b, 0x10, 0x99, 0x26, 0xaf, 0x34, 0xbd, 0x4a, 0xc3, 0x58, 0xd1, 0x6e,
  210. 0xe7, 0x7c, 0xf5, 0x83, 0x0a, 0x91, 0x18, 0xa7, 0x2e, 0xb5, 0x3c, 0xcb, 0x42, 0xd9, 0x50,
  211. 0xef, 0x66, 0xfd, 0x74, 0x04, 0x8d, 0x16, 0x9f, 0x20, 0xa9, 0x32, 0xbb, 0x4c, 0xc5, 0x5e,
  212. 0xd7, 0x68, 0xe1, 0x7a, 0xf3, 0x85, 0x0c, 0x97, 0x1e, 0xa1, 0x28, 0xb3, 0x3a, 0xcd, 0x44,
  213. 0xdf, 0x56, 0xe9, 0x60, 0xfb, 0x72, 0x06, 0x8f, 0x14, 0x9d, 0x22, 0xab, 0x30, 0xb9, 0x4e,
  214. 0xc7, 0x5c, 0xd5, 0x6a, 0xe3, 0x78, 0xf1, 0x87, 0x0e, 0x95, 0x1c, 0xa3, 0x2a, 0xb1, 0x38,
  215. 0xcf, 0x46, 0xdd, 0x54, 0xeb, 0x62, 0xf9, 0x70, 0x08, 0x81, 0x1a, 0x93, 0x2c, 0xa5, 0x3e,
  216. 0xb7, 0x40, 0xc9, 0x52, 0xdb, 0x64, 0xed, 0x76, 0xff, 0x89, 0x00, 0x9b, 0x12, 0xad, 0x24,
  217. 0xbf, 0x36, 0xc1, 0x48, 0xd3, 0x5a, 0xe5, 0x6c, 0xf7, 0x7e, 0x0a, 0x83, 0x18, 0x91, 0x2e,
  218. 0xa7, 0x3c, 0xb5, 0x42, 0xcb, 0x50, 0xd9, 0x66, 0xef, 0x74, 0xfd, 0x8b, 0x02, 0x99, 0x10,
  219. 0xaf, 0x26, 0xbd, 0x34, 0xc3, 0x4a, 0xd1, 0x58, 0xe7, 0x6e, 0xf5, 0x7c, 0x0c, 0x85, 0x1e,
  220. 0x97, 0x28, 0xa1, 0x3a, 0xb3, 0x44, 0xcd, 0x56, 0xdf, 0x60, 0xe9, 0x72, 0xfb, 0x8d, 0x04,
  221. 0x9f, 0x16, 0xa9, 0x20, 0xbb, 0x32, 0xc5, 0x4c, 0xd7, 0x5e, 0xe1, 0x68, 0xf3, 0x7a, 0x0e,
  222. 0x87, 0x1c, 0x95, 0x2a, 0xa3, 0x38, 0xb1, 0x46, 0xcf, 0x54, 0xdd, 0x62, 0xeb, 0x70, 0xf9,
  223. 0x8f, 0x06, 0x9d, 0x14, 0xab, 0x22, 0xb9, 0x30, 0xc7, 0x4e, 0xd5, 0x5c, 0xe3, 0x6a, 0xf1,
  224. 0x78};
  225. static const unsigned char chktabh[256] =
  226. {0x00, 0x11, 0x23, 0x32, 0x46, 0x57, 0x65, 0x74, 0x8c, 0x9d, 0xaf, 0xbe, 0xca, 0xdb, 0xe9,
  227. 0xf8, 0x10, 0x01, 0x33, 0x22, 0x56, 0x47, 0x75, 0x64, 0x9c, 0x8d, 0xbf, 0xae, 0xda, 0xcb,
  228. 0xf9, 0xe8, 0x21, 0x30, 0x02, 0x13, 0x67, 0x76, 0x44, 0x55, 0xad, 0xbc, 0x8e, 0x9f, 0xeb,
  229. 0xfa, 0xc8, 0xd9, 0x31, 0x20, 0x12, 0x03, 0x77, 0x66, 0x54, 0x45, 0xbd, 0xac, 0x9e, 0x8f,
  230. 0xfb, 0xea, 0xd8, 0xc9, 0x42, 0x53, 0x61, 0x70, 0x04, 0x15, 0x27, 0x36, 0xce, 0xdf, 0xed,
  231. 0xfc, 0x88, 0x99, 0xab, 0xba, 0x52, 0x43, 0x71, 0x60, 0x14, 0x05, 0x37, 0x26, 0xde, 0xcf,
  232. 0xfd, 0xec, 0x98, 0x89, 0xbb, 0xaa, 0x63, 0x72, 0x40, 0x51, 0x25, 0x34, 0x06, 0x17, 0xef,
  233. 0xfe, 0xcc, 0xdd, 0xa9, 0xb8, 0x8a, 0x9b, 0x73, 0x62, 0x50, 0x41, 0x35, 0x24, 0x16, 0x07,
  234. 0xff, 0xee, 0xdc, 0xcd, 0xb9, 0xa8, 0x9a, 0x8b, 0x84, 0x95, 0xa7, 0xb6, 0xc2, 0xd3, 0xe1,
  235. 0xf0, 0x08, 0x19, 0x2b, 0x3a, 0x4e, 0x5f, 0x6d, 0x7c, 0x94, 0x85, 0xb7, 0xa6, 0xd2, 0xc3,
  236. 0xf1, 0xe0, 0x18, 0x09, 0x3b, 0x2a, 0x5e, 0x4f, 0x7d, 0x6c, 0xa5, 0xb4, 0x86, 0x97, 0xe3,
  237. 0xf2, 0xc0, 0xd1, 0x29, 0x38, 0x0a, 0x1b, 0x6f, 0x7e, 0x4c, 0x5d, 0xb5, 0xa4, 0x96, 0x87,
  238. 0xf3, 0xe2, 0xd0, 0xc1, 0x39, 0x28, 0x1a, 0x0b, 0x7f, 0x6e, 0x5c, 0x4d, 0xc6, 0xd7, 0xe5,
  239. 0xf4, 0x80, 0x91, 0xa3, 0xb2, 0x4a, 0x5b, 0x69, 0x78, 0x0c, 0x1d, 0x2f, 0x3e, 0xd6, 0xc7,
  240. 0xf5, 0xe4, 0x90, 0x81, 0xb3, 0xa2, 0x5a, 0x4b, 0x79, 0x68, 0x1c, 0x0d, 0x3f, 0x2e, 0xe7,
  241. 0xf6, 0xc4, 0xd5, 0xa1, 0xb0, 0x82, 0x93, 0x6b, 0x7a, 0x48, 0x59, 0x2d, 0x3c, 0x0e, 0x1f,
  242. 0xf7, 0xe6, 0xd4, 0xc5, 0xb1, 0xa0, 0x92, 0x83, 0x7b, 0x6a, 0x58, 0x49, 0x3d, 0x2c, 0x1e,
  243. 0x0f};
  244. /*************************************************************************
  245. * FPGA functions
  246. ************************************************************************/
  247. static void delay(int ms)
  248. {
  249. unsigned long timeout = jiffies + ((ms * HZ) / 1000);
  250. while (time_before(jiffies, timeout))
  251. cpu_relax();
  252. }
  253. /*
  254. * reset FPGA
  255. */
  256. static void fpga_reset(int iobase)
  257. {
  258. outb(0, IER(iobase));
  259. outb(LCR_DLAB | LCR_BIT5, LCR(iobase));
  260. outb(1, DLL(iobase));
  261. outb(0, DLM(iobase));
  262. outb(LCR_BIT5, LCR(iobase));
  263. inb(LSR(iobase));
  264. inb(MSR(iobase));
  265. /* turn off FPGA supply voltage */
  266. outb(MCR_OUT1 | MCR_OUT2, MCR(iobase));
  267. delay(100);
  268. /* turn on FPGA supply voltage again */
  269. outb(MCR_DTR | MCR_RTS | MCR_OUT1 | MCR_OUT2, MCR(iobase));
  270. delay(100);
  271. }
  272. /*
  273. * send one byte to FPGA
  274. */
  275. static int fpga_write(int iobase, unsigned char wrd)
  276. {
  277. unsigned char bit;
  278. int k;
  279. unsigned long timeout = jiffies + HZ / 10;
  280. for (k = 0; k < 8; k++) {
  281. bit = (wrd & 0x80) ? (MCR_RTS | MCR_DTR) : MCR_DTR;
  282. outb(bit | MCR_OUT1 | MCR_OUT2, MCR(iobase));
  283. wrd <<= 1;
  284. outb(0xfc, THR(iobase));
  285. while ((inb(LSR(iobase)) & LSR_TSRE) == 0)
  286. if (time_after(jiffies, timeout))
  287. return -1;
  288. }
  289. return 0;
  290. }
  291. /*
  292. * predef should be 0 for loading user defined mcs
  293. * predef should be YAM_1200 for loading predef 1200 mcs
  294. * predef should be YAM_9600 for loading predef 9600 mcs
  295. */
  296. static unsigned char *add_mcs(unsigned char *bits, int bitrate,
  297. unsigned int predef)
  298. {
  299. const char *fw_name[2] = {FIRMWARE_9600, FIRMWARE_1200};
  300. const struct firmware *fw;
  301. struct platform_device *pdev;
  302. struct yam_mcs *p;
  303. int err;
  304. switch (predef) {
  305. case 0:
  306. fw = NULL;
  307. break;
  308. case YAM_1200:
  309. case YAM_9600:
  310. predef--;
  311. pdev = platform_device_register_simple("yam", 0, NULL, 0);
  312. if (IS_ERR(pdev)) {
  313. printk(KERN_ERR "yam: Failed to register firmware\n");
  314. return NULL;
  315. }
  316. err = request_firmware(&fw, fw_name[predef], &pdev->dev);
  317. platform_device_unregister(pdev);
  318. if (err)
  319. return NULL;
  320. if (fw->size != YAM_FPGA_SIZE) {
  321. printk(KERN_ERR "Bogus length %zu in firmware \"%s\"\n",
  322. fw->size, fw_name[predef]);
  323. release_firmware(fw);
  324. return NULL;
  325. }
  326. bits = (unsigned char *)fw->data;
  327. break;
  328. default:
  329. printk(KERN_ERR "yam: Invalid predef number %u\n", predef);
  330. return NULL;
  331. }
  332. /* If it already exists, replace the bit data */
  333. p = yam_data;
  334. while (p) {
  335. if (p->bitrate == bitrate) {
  336. memcpy(p->bits, bits, YAM_FPGA_SIZE);
  337. goto out;
  338. }
  339. p = p->next;
  340. }
  341. /* Allocate a new mcs */
  342. if ((p = kmalloc(sizeof(struct yam_mcs), GFP_KERNEL)) == NULL) {
  343. release_firmware(fw);
  344. return NULL;
  345. }
  346. memcpy(p->bits, bits, YAM_FPGA_SIZE);
  347. p->bitrate = bitrate;
  348. p->next = yam_data;
  349. yam_data = p;
  350. out:
  351. release_firmware(fw);
  352. return p->bits;
  353. }
  354. static unsigned char *get_mcs(int bitrate)
  355. {
  356. struct yam_mcs *p;
  357. p = yam_data;
  358. while (p) {
  359. if (p->bitrate == bitrate)
  360. return p->bits;
  361. p = p->next;
  362. }
  363. /* Load predefined mcs data */
  364. switch (bitrate) {
  365. case 1200:
  366. /* setting predef as YAM_1200 for loading predef 1200 mcs */
  367. return add_mcs(NULL, bitrate, YAM_1200);
  368. default:
  369. /* setting predef as YAM_9600 for loading predef 9600 mcs */
  370. return add_mcs(NULL, bitrate, YAM_9600);
  371. }
  372. }
  373. /*
  374. * download bitstream to FPGA
  375. * data is contained in bits[] array in yam1200.h resp. yam9600.h
  376. */
  377. static int fpga_download(int iobase, int bitrate)
  378. {
  379. int i, rc;
  380. unsigned char *pbits;
  381. pbits = get_mcs(bitrate);
  382. if (pbits == NULL)
  383. return -1;
  384. fpga_reset(iobase);
  385. for (i = 0; i < YAM_FPGA_SIZE; i++) {
  386. if (fpga_write(iobase, pbits[i])) {
  387. printk(KERN_ERR "yam: error in write cycle\n");
  388. return -1; /* write... */
  389. }
  390. }
  391. fpga_write(iobase, 0xFF);
  392. rc = inb(MSR(iobase)); /* check DONE signal */
  393. /* Needed for some hardwares */
  394. delay(50);
  395. return (rc & MSR_DSR) ? 0 : -1;
  396. }
  397. /************************************************************************
  398. * Serial port init
  399. ************************************************************************/
  400. static void yam_set_uart(struct net_device *dev)
  401. {
  402. struct yam_port *yp = netdev_priv(dev);
  403. int divisor = 115200 / yp->baudrate;
  404. outb(0, IER(dev->base_addr));
  405. outb(LCR_DLAB | LCR_BIT8, LCR(dev->base_addr));
  406. outb(divisor, DLL(dev->base_addr));
  407. outb(0, DLM(dev->base_addr));
  408. outb(LCR_BIT8, LCR(dev->base_addr));
  409. outb(PTT_OFF, MCR(dev->base_addr));
  410. outb(0x00, FCR(dev->base_addr));
  411. /* Flush pending irq */
  412. inb(RBR(dev->base_addr));
  413. inb(MSR(dev->base_addr));
  414. /* Enable rx irq */
  415. outb(ENABLE_RTXINT, IER(dev->base_addr));
  416. }
  417. /* --------------------------------------------------------------------- */
  418. enum uart {
  419. c_uart_unknown, c_uart_8250,
  420. c_uart_16450, c_uart_16550, c_uart_16550A
  421. };
  422. static const char *uart_str[] =
  423. {"unknown", "8250", "16450", "16550", "16550A"};
  424. static enum uart yam_check_uart(unsigned int iobase)
  425. {
  426. unsigned char b1, b2, b3;
  427. enum uart u;
  428. enum uart uart_tab[] =
  429. {c_uart_16450, c_uart_unknown, c_uart_16550, c_uart_16550A};
  430. b1 = inb(MCR(iobase));
  431. outb(b1 | 0x10, MCR(iobase)); /* loopback mode */
  432. b2 = inb(MSR(iobase));
  433. outb(0x1a, MCR(iobase));
  434. b3 = inb(MSR(iobase)) & 0xf0;
  435. outb(b1, MCR(iobase)); /* restore old values */
  436. outb(b2, MSR(iobase));
  437. if (b3 != 0x90)
  438. return c_uart_unknown;
  439. inb(RBR(iobase));
  440. inb(RBR(iobase));
  441. outb(0x01, FCR(iobase)); /* enable FIFOs */
  442. u = uart_tab[(inb(IIR(iobase)) >> 6) & 3];
  443. if (u == c_uart_16450) {
  444. outb(0x5a, SCR(iobase));
  445. b1 = inb(SCR(iobase));
  446. outb(0xa5, SCR(iobase));
  447. b2 = inb(SCR(iobase));
  448. if ((b1 != 0x5a) || (b2 != 0xa5))
  449. u = c_uart_8250;
  450. }
  451. return u;
  452. }
  453. /******************************************************************************
  454. * Rx Section
  455. ******************************************************************************/
  456. static inline void yam_rx_flag(struct net_device *dev, struct yam_port *yp)
  457. {
  458. if (yp->dcd && yp->rx_len >= 3 && yp->rx_len < YAM_MAX_FRAME) {
  459. int pkt_len = yp->rx_len - 2 + 1; /* -CRC + kiss */
  460. struct sk_buff *skb;
  461. if ((yp->rx_crch & yp->rx_crcl) != 0xFF) {
  462. /* Bad crc */
  463. } else {
  464. if (!(skb = dev_alloc_skb(pkt_len))) {
  465. printk(KERN_WARNING "%s: memory squeeze, dropping packet\n", dev->name);
  466. ++dev->stats.rx_dropped;
  467. } else {
  468. unsigned char *cp;
  469. cp = skb_put(skb, pkt_len);
  470. *cp++ = 0; /* KISS kludge */
  471. memcpy(cp, yp->rx_buf, pkt_len - 1);
  472. skb->protocol = ax25_type_trans(skb, dev);
  473. netif_rx(skb);
  474. ++dev->stats.rx_packets;
  475. }
  476. }
  477. }
  478. yp->rx_len = 0;
  479. yp->rx_crcl = 0x21;
  480. yp->rx_crch = 0xf3;
  481. }
  482. static inline void yam_rx_byte(struct net_device *dev, struct yam_port *yp, unsigned char rxb)
  483. {
  484. if (yp->rx_len < YAM_MAX_FRAME) {
  485. unsigned char c = yp->rx_crcl;
  486. yp->rx_crcl = (chktabl[c] ^ yp->rx_crch);
  487. yp->rx_crch = (chktabh[c] ^ rxb);
  488. yp->rx_buf[yp->rx_len++] = rxb;
  489. }
  490. }
  491. /********************************************************************************
  492. * TX Section
  493. ********************************************************************************/
  494. static void ptt_on(struct net_device *dev)
  495. {
  496. outb(PTT_ON, MCR(dev->base_addr));
  497. }
  498. static void ptt_off(struct net_device *dev)
  499. {
  500. outb(PTT_OFF, MCR(dev->base_addr));
  501. }
  502. static netdev_tx_t yam_send_packet(struct sk_buff *skb,
  503. struct net_device *dev)
  504. {
  505. struct yam_port *yp = netdev_priv(dev);
  506. if (skb->protocol == htons(ETH_P_IP))
  507. return ax25_ip_xmit(skb);
  508. skb_queue_tail(&yp->send_queue, skb);
  509. netif_trans_update(dev);
  510. return NETDEV_TX_OK;
  511. }
  512. static void yam_start_tx(struct net_device *dev, struct yam_port *yp)
  513. {
  514. if ((yp->tx_state == TX_TAIL) || (yp->txd == 0))
  515. yp->tx_count = 1;
  516. else
  517. yp->tx_count = (yp->bitrate * yp->txd) / 8000;
  518. yp->tx_state = TX_HEAD;
  519. ptt_on(dev);
  520. }
  521. static void yam_arbitrate(struct net_device *dev)
  522. {
  523. struct yam_port *yp = netdev_priv(dev);
  524. if (yp->magic != YAM_MAGIC || yp->tx_state != TX_OFF ||
  525. skb_queue_empty(&yp->send_queue))
  526. return;
  527. /* tx_state is TX_OFF and there is data to send */
  528. if (yp->dupmode) {
  529. /* Full duplex mode, don't wait */
  530. yam_start_tx(dev, yp);
  531. return;
  532. }
  533. if (yp->dcd) {
  534. /* DCD on, wait slotime ... */
  535. yp->slotcnt = yp->slot / 10;
  536. return;
  537. }
  538. /* Is slottime passed ? */
  539. if ((--yp->slotcnt) > 0)
  540. return;
  541. yp->slotcnt = yp->slot / 10;
  542. /* is random > persist ? */
  543. if ((prandom_u32() % 256) > yp->pers)
  544. return;
  545. yam_start_tx(dev, yp);
  546. }
  547. static void yam_dotimer(struct timer_list *unused)
  548. {
  549. int i;
  550. for (i = 0; i < NR_PORTS; i++) {
  551. struct net_device *dev = yam_devs[i];
  552. if (dev && netif_running(dev))
  553. yam_arbitrate(dev);
  554. }
  555. yam_timer.expires = jiffies + HZ / 100;
  556. add_timer(&yam_timer);
  557. }
  558. static void yam_tx_byte(struct net_device *dev, struct yam_port *yp)
  559. {
  560. struct sk_buff *skb;
  561. unsigned char b, temp;
  562. switch (yp->tx_state) {
  563. case TX_OFF:
  564. break;
  565. case TX_HEAD:
  566. if (--yp->tx_count <= 0) {
  567. if (!(skb = skb_dequeue(&yp->send_queue))) {
  568. ptt_off(dev);
  569. yp->tx_state = TX_OFF;
  570. break;
  571. }
  572. yp->tx_state = TX_DATA;
  573. if (skb->data[0] != 0) {
  574. /* do_kiss_params(s, skb->data, skb->len); */
  575. dev_kfree_skb_any(skb);
  576. break;
  577. }
  578. yp->tx_len = skb->len - 1; /* strip KISS byte */
  579. if (yp->tx_len >= YAM_MAX_FRAME || yp->tx_len < 2) {
  580. dev_kfree_skb_any(skb);
  581. break;
  582. }
  583. skb_copy_from_linear_data_offset(skb, 1,
  584. yp->tx_buf,
  585. yp->tx_len);
  586. dev_kfree_skb_any(skb);
  587. yp->tx_count = 0;
  588. yp->tx_crcl = 0x21;
  589. yp->tx_crch = 0xf3;
  590. yp->tx_state = TX_DATA;
  591. }
  592. break;
  593. case TX_DATA:
  594. b = yp->tx_buf[yp->tx_count++];
  595. outb(b, THR(dev->base_addr));
  596. temp = yp->tx_crcl;
  597. yp->tx_crcl = chktabl[temp] ^ yp->tx_crch;
  598. yp->tx_crch = chktabh[temp] ^ b;
  599. if (yp->tx_count >= yp->tx_len) {
  600. yp->tx_state = TX_CRC1;
  601. }
  602. break;
  603. case TX_CRC1:
  604. yp->tx_crch = chktabl[yp->tx_crcl] ^ yp->tx_crch;
  605. yp->tx_crcl = chktabh[yp->tx_crcl] ^ chktabl[yp->tx_crch] ^ 0xff;
  606. outb(yp->tx_crcl, THR(dev->base_addr));
  607. yp->tx_state = TX_CRC2;
  608. break;
  609. case TX_CRC2:
  610. outb(chktabh[yp->tx_crch] ^ 0xFF, THR(dev->base_addr));
  611. if (skb_queue_empty(&yp->send_queue)) {
  612. yp->tx_count = (yp->bitrate * yp->txtail) / 8000;
  613. if (yp->dupmode == 2)
  614. yp->tx_count += (yp->bitrate * yp->holdd) / 8;
  615. if (yp->tx_count == 0)
  616. yp->tx_count = 1;
  617. yp->tx_state = TX_TAIL;
  618. } else {
  619. yp->tx_count = 1;
  620. yp->tx_state = TX_HEAD;
  621. }
  622. ++dev->stats.tx_packets;
  623. break;
  624. case TX_TAIL:
  625. if (--yp->tx_count <= 0) {
  626. yp->tx_state = TX_OFF;
  627. ptt_off(dev);
  628. }
  629. break;
  630. }
  631. }
  632. /***********************************************************************************
  633. * ISR routine
  634. ************************************************************************************/
  635. static irqreturn_t yam_interrupt(int irq, void *dev_id)
  636. {
  637. struct net_device *dev;
  638. struct yam_port *yp;
  639. unsigned char iir;
  640. int counter = 100;
  641. int i;
  642. int handled = 0;
  643. for (i = 0; i < NR_PORTS; i++) {
  644. dev = yam_devs[i];
  645. yp = netdev_priv(dev);
  646. if (!netif_running(dev))
  647. continue;
  648. while ((iir = IIR_MASK & inb(IIR(dev->base_addr))) != IIR_NOPEND) {
  649. unsigned char msr = inb(MSR(dev->base_addr));
  650. unsigned char lsr = inb(LSR(dev->base_addr));
  651. unsigned char rxb;
  652. handled = 1;
  653. if (lsr & LSR_OE)
  654. ++dev->stats.rx_fifo_errors;
  655. yp->dcd = (msr & RX_DCD) ? 1 : 0;
  656. if (--counter <= 0) {
  657. printk(KERN_ERR "%s: too many irq iir=%d\n",
  658. dev->name, iir);
  659. goto out;
  660. }
  661. if (msr & TX_RDY) {
  662. ++yp->nb_mdint;
  663. yam_tx_byte(dev, yp);
  664. }
  665. if (lsr & LSR_RXC) {
  666. ++yp->nb_rxint;
  667. rxb = inb(RBR(dev->base_addr));
  668. if (msr & RX_FLAG)
  669. yam_rx_flag(dev, yp);
  670. else
  671. yam_rx_byte(dev, yp, rxb);
  672. }
  673. }
  674. }
  675. out:
  676. return IRQ_RETVAL(handled);
  677. }
  678. #ifdef CONFIG_PROC_FS
  679. static void *yam_seq_start(struct seq_file *seq, loff_t *pos)
  680. {
  681. return (*pos < NR_PORTS) ? yam_devs[*pos] : NULL;
  682. }
  683. static void *yam_seq_next(struct seq_file *seq, void *v, loff_t *pos)
  684. {
  685. ++*pos;
  686. return (*pos < NR_PORTS) ? yam_devs[*pos] : NULL;
  687. }
  688. static void yam_seq_stop(struct seq_file *seq, void *v)
  689. {
  690. }
  691. static int yam_seq_show(struct seq_file *seq, void *v)
  692. {
  693. struct net_device *dev = v;
  694. const struct yam_port *yp = netdev_priv(dev);
  695. seq_printf(seq, "Device %s\n", dev->name);
  696. seq_printf(seq, " Up %d\n", netif_running(dev));
  697. seq_printf(seq, " Speed %u\n", yp->bitrate);
  698. seq_printf(seq, " IoBase 0x%x\n", yp->iobase);
  699. seq_printf(seq, " BaudRate %u\n", yp->baudrate);
  700. seq_printf(seq, " IRQ %u\n", yp->irq);
  701. seq_printf(seq, " TxState %u\n", yp->tx_state);
  702. seq_printf(seq, " Duplex %u\n", yp->dupmode);
  703. seq_printf(seq, " HoldDly %u\n", yp->holdd);
  704. seq_printf(seq, " TxDelay %u\n", yp->txd);
  705. seq_printf(seq, " TxTail %u\n", yp->txtail);
  706. seq_printf(seq, " SlotTime %u\n", yp->slot);
  707. seq_printf(seq, " Persist %u\n", yp->pers);
  708. seq_printf(seq, " TxFrames %lu\n", dev->stats.tx_packets);
  709. seq_printf(seq, " RxFrames %lu\n", dev->stats.rx_packets);
  710. seq_printf(seq, " TxInt %u\n", yp->nb_mdint);
  711. seq_printf(seq, " RxInt %u\n", yp->nb_rxint);
  712. seq_printf(seq, " RxOver %lu\n", dev->stats.rx_fifo_errors);
  713. seq_printf(seq, "\n");
  714. return 0;
  715. }
  716. static const struct seq_operations yam_seqops = {
  717. .start = yam_seq_start,
  718. .next = yam_seq_next,
  719. .stop = yam_seq_stop,
  720. .show = yam_seq_show,
  721. };
  722. #endif
  723. /* --------------------------------------------------------------------- */
  724. static int yam_open(struct net_device *dev)
  725. {
  726. struct yam_port *yp = netdev_priv(dev);
  727. enum uart u;
  728. int i;
  729. int ret=0;
  730. printk(KERN_INFO "Trying %s at iobase 0x%lx irq %u\n", dev->name, dev->base_addr, dev->irq);
  731. if (!yp->bitrate)
  732. return -ENXIO;
  733. if (!dev->base_addr || dev->base_addr > 0x1000 - YAM_EXTENT ||
  734. dev->irq < 2 || dev->irq > 15) {
  735. return -ENXIO;
  736. }
  737. if (!request_region(dev->base_addr, YAM_EXTENT, dev->name))
  738. {
  739. printk(KERN_ERR "%s: cannot 0x%lx busy\n", dev->name, dev->base_addr);
  740. return -EACCES;
  741. }
  742. if ((u = yam_check_uart(dev->base_addr)) == c_uart_unknown) {
  743. printk(KERN_ERR "%s: cannot find uart type\n", dev->name);
  744. ret = -EIO;
  745. goto out_release_base;
  746. }
  747. if (fpga_download(dev->base_addr, yp->bitrate)) {
  748. printk(KERN_ERR "%s: cannot init FPGA\n", dev->name);
  749. ret = -EIO;
  750. goto out_release_base;
  751. }
  752. outb(0, IER(dev->base_addr));
  753. if (request_irq(dev->irq, yam_interrupt, IRQF_SHARED, dev->name, dev)) {
  754. printk(KERN_ERR "%s: irq %d busy\n", dev->name, dev->irq);
  755. ret = -EBUSY;
  756. goto out_release_base;
  757. }
  758. yam_set_uart(dev);
  759. netif_start_queue(dev);
  760. yp->slotcnt = yp->slot / 10;
  761. /* Reset overruns for all ports - FPGA programming makes overruns */
  762. for (i = 0; i < NR_PORTS; i++) {
  763. struct net_device *yam_dev = yam_devs[i];
  764. inb(LSR(yam_dev->base_addr));
  765. yam_dev->stats.rx_fifo_errors = 0;
  766. }
  767. printk(KERN_INFO "%s at iobase 0x%lx irq %u uart %s\n", dev->name, dev->base_addr, dev->irq,
  768. uart_str[u]);
  769. return 0;
  770. out_release_base:
  771. release_region(dev->base_addr, YAM_EXTENT);
  772. return ret;
  773. }
  774. /* --------------------------------------------------------------------- */
  775. static int yam_close(struct net_device *dev)
  776. {
  777. struct sk_buff *skb;
  778. struct yam_port *yp = netdev_priv(dev);
  779. if (!dev)
  780. return -EINVAL;
  781. /*
  782. * disable interrupts
  783. */
  784. outb(0, IER(dev->base_addr));
  785. outb(1, MCR(dev->base_addr));
  786. /* Remove IRQ handler if last */
  787. free_irq(dev->irq,dev);
  788. release_region(dev->base_addr, YAM_EXTENT);
  789. netif_stop_queue(dev);
  790. while ((skb = skb_dequeue(&yp->send_queue)))
  791. dev_kfree_skb(skb);
  792. printk(KERN_INFO "%s: close yam at iobase 0x%lx irq %u\n",
  793. yam_drvname, dev->base_addr, dev->irq);
  794. return 0;
  795. }
  796. /* --------------------------------------------------------------------- */
  797. static int yam_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
  798. {
  799. struct yam_port *yp = netdev_priv(dev);
  800. struct yamdrv_ioctl_cfg yi;
  801. struct yamdrv_ioctl_mcs *ym;
  802. int ioctl_cmd;
  803. if (copy_from_user(&ioctl_cmd, ifr->ifr_data, sizeof(int)))
  804. return -EFAULT;
  805. if (yp->magic != YAM_MAGIC)
  806. return -EINVAL;
  807. if (!capable(CAP_NET_ADMIN))
  808. return -EPERM;
  809. if (cmd != SIOCDEVPRIVATE)
  810. return -EINVAL;
  811. switch (ioctl_cmd) {
  812. case SIOCYAMRESERVED:
  813. return -EINVAL; /* unused */
  814. case SIOCYAMSMCS:
  815. if (netif_running(dev))
  816. return -EINVAL; /* Cannot change this parameter when up */
  817. ym = memdup_user(ifr->ifr_data,
  818. sizeof(struct yamdrv_ioctl_mcs));
  819. if (IS_ERR(ym))
  820. return PTR_ERR(ym);
  821. if (ym->cmd != SIOCYAMSMCS)
  822. return -EINVAL;
  823. if (ym->bitrate > YAM_MAXBITRATE) {
  824. kfree(ym);
  825. return -EINVAL;
  826. }
  827. /* setting predef as 0 for loading userdefined mcs data */
  828. add_mcs(ym->bits, ym->bitrate, 0);
  829. kfree(ym);
  830. break;
  831. case SIOCYAMSCFG:
  832. if (!capable(CAP_SYS_RAWIO))
  833. return -EPERM;
  834. if (copy_from_user(&yi, ifr->ifr_data, sizeof(struct yamdrv_ioctl_cfg)))
  835. return -EFAULT;
  836. if (yi.cmd != SIOCYAMSCFG)
  837. return -EINVAL;
  838. if ((yi.cfg.mask & YAM_IOBASE) && netif_running(dev))
  839. return -EINVAL; /* Cannot change this parameter when up */
  840. if ((yi.cfg.mask & YAM_IRQ) && netif_running(dev))
  841. return -EINVAL; /* Cannot change this parameter when up */
  842. if ((yi.cfg.mask & YAM_BITRATE) && netif_running(dev))
  843. return -EINVAL; /* Cannot change this parameter when up */
  844. if ((yi.cfg.mask & YAM_BAUDRATE) && netif_running(dev))
  845. return -EINVAL; /* Cannot change this parameter when up */
  846. if (yi.cfg.mask & YAM_IOBASE) {
  847. yp->iobase = yi.cfg.iobase;
  848. dev->base_addr = yi.cfg.iobase;
  849. }
  850. if (yi.cfg.mask & YAM_IRQ) {
  851. if (yi.cfg.irq > 15)
  852. return -EINVAL;
  853. yp->irq = yi.cfg.irq;
  854. dev->irq = yi.cfg.irq;
  855. }
  856. if (yi.cfg.mask & YAM_BITRATE) {
  857. if (yi.cfg.bitrate > YAM_MAXBITRATE)
  858. return -EINVAL;
  859. yp->bitrate = yi.cfg.bitrate;
  860. }
  861. if (yi.cfg.mask & YAM_BAUDRATE) {
  862. if (yi.cfg.baudrate > YAM_MAXBAUDRATE)
  863. return -EINVAL;
  864. yp->baudrate = yi.cfg.baudrate;
  865. }
  866. if (yi.cfg.mask & YAM_MODE) {
  867. if (yi.cfg.mode > YAM_MAXMODE)
  868. return -EINVAL;
  869. yp->dupmode = yi.cfg.mode;
  870. }
  871. if (yi.cfg.mask & YAM_HOLDDLY) {
  872. if (yi.cfg.holddly > YAM_MAXHOLDDLY)
  873. return -EINVAL;
  874. yp->holdd = yi.cfg.holddly;
  875. }
  876. if (yi.cfg.mask & YAM_TXDELAY) {
  877. if (yi.cfg.txdelay > YAM_MAXTXDELAY)
  878. return -EINVAL;
  879. yp->txd = yi.cfg.txdelay;
  880. }
  881. if (yi.cfg.mask & YAM_TXTAIL) {
  882. if (yi.cfg.txtail > YAM_MAXTXTAIL)
  883. return -EINVAL;
  884. yp->txtail = yi.cfg.txtail;
  885. }
  886. if (yi.cfg.mask & YAM_PERSIST) {
  887. if (yi.cfg.persist > YAM_MAXPERSIST)
  888. return -EINVAL;
  889. yp->pers = yi.cfg.persist;
  890. }
  891. if (yi.cfg.mask & YAM_SLOTTIME) {
  892. if (yi.cfg.slottime > YAM_MAXSLOTTIME)
  893. return -EINVAL;
  894. yp->slot = yi.cfg.slottime;
  895. yp->slotcnt = yp->slot / 10;
  896. }
  897. break;
  898. case SIOCYAMGCFG:
  899. memset(&yi, 0, sizeof(yi));
  900. yi.cfg.mask = 0xffffffff;
  901. yi.cfg.iobase = yp->iobase;
  902. yi.cfg.irq = yp->irq;
  903. yi.cfg.bitrate = yp->bitrate;
  904. yi.cfg.baudrate = yp->baudrate;
  905. yi.cfg.mode = yp->dupmode;
  906. yi.cfg.txdelay = yp->txd;
  907. yi.cfg.holddly = yp->holdd;
  908. yi.cfg.txtail = yp->txtail;
  909. yi.cfg.persist = yp->pers;
  910. yi.cfg.slottime = yp->slot;
  911. if (copy_to_user(ifr->ifr_data, &yi, sizeof(struct yamdrv_ioctl_cfg)))
  912. return -EFAULT;
  913. break;
  914. default:
  915. return -EINVAL;
  916. }
  917. return 0;
  918. }
  919. /* --------------------------------------------------------------------- */
  920. static int yam_set_mac_address(struct net_device *dev, void *addr)
  921. {
  922. struct sockaddr *sa = (struct sockaddr *) addr;
  923. /* addr is an AX.25 shifted ASCII mac address */
  924. memcpy(dev->dev_addr, sa->sa_data, dev->addr_len);
  925. return 0;
  926. }
  927. /* --------------------------------------------------------------------- */
  928. static const struct net_device_ops yam_netdev_ops = {
  929. .ndo_open = yam_open,
  930. .ndo_stop = yam_close,
  931. .ndo_start_xmit = yam_send_packet,
  932. .ndo_do_ioctl = yam_ioctl,
  933. .ndo_set_mac_address = yam_set_mac_address,
  934. };
  935. static void yam_setup(struct net_device *dev)
  936. {
  937. struct yam_port *yp = netdev_priv(dev);
  938. yp->magic = YAM_MAGIC;
  939. yp->bitrate = DEFAULT_BITRATE;
  940. yp->baudrate = DEFAULT_BITRATE * 2;
  941. yp->iobase = 0;
  942. yp->irq = 0;
  943. yp->dupmode = 0;
  944. yp->holdd = DEFAULT_HOLDD;
  945. yp->txd = DEFAULT_TXD;
  946. yp->txtail = DEFAULT_TXTAIL;
  947. yp->slot = DEFAULT_SLOT;
  948. yp->pers = DEFAULT_PERS;
  949. yp->dev = dev;
  950. dev->base_addr = yp->iobase;
  951. dev->irq = yp->irq;
  952. skb_queue_head_init(&yp->send_queue);
  953. dev->netdev_ops = &yam_netdev_ops;
  954. dev->header_ops = &ax25_header_ops;
  955. dev->type = ARPHRD_AX25;
  956. dev->hard_header_len = AX25_MAX_HEADER_LEN;
  957. dev->mtu = AX25_MTU;
  958. dev->addr_len = AX25_ADDR_LEN;
  959. memcpy(dev->broadcast, &ax25_bcast, AX25_ADDR_LEN);
  960. memcpy(dev->dev_addr, &ax25_defaddr, AX25_ADDR_LEN);
  961. }
  962. static int __init yam_init_driver(void)
  963. {
  964. struct net_device *dev;
  965. int i, err;
  966. char name[IFNAMSIZ];
  967. printk(yam_drvinfo);
  968. for (i = 0; i < NR_PORTS; i++) {
  969. sprintf(name, "yam%d", i);
  970. dev = alloc_netdev(sizeof(struct yam_port), name,
  971. NET_NAME_UNKNOWN, yam_setup);
  972. if (!dev) {
  973. pr_err("yam: cannot allocate net device\n");
  974. err = -ENOMEM;
  975. goto error;
  976. }
  977. err = register_netdev(dev);
  978. if (err) {
  979. printk(KERN_WARNING "yam: cannot register net device %s\n", dev->name);
  980. goto error;
  981. }
  982. yam_devs[i] = dev;
  983. }
  984. timer_setup(&yam_timer, yam_dotimer, 0);
  985. yam_timer.expires = jiffies + HZ / 100;
  986. add_timer(&yam_timer);
  987. proc_create_seq("yam", 0444, init_net.proc_net, &yam_seqops);
  988. return 0;
  989. error:
  990. while (--i >= 0) {
  991. unregister_netdev(yam_devs[i]);
  992. free_netdev(yam_devs[i]);
  993. }
  994. return err;
  995. }
  996. /* --------------------------------------------------------------------- */
  997. static void __exit yam_cleanup_driver(void)
  998. {
  999. struct yam_mcs *p;
  1000. int i;
  1001. del_timer_sync(&yam_timer);
  1002. for (i = 0; i < NR_PORTS; i++) {
  1003. struct net_device *dev = yam_devs[i];
  1004. if (dev) {
  1005. unregister_netdev(dev);
  1006. free_netdev(dev);
  1007. }
  1008. }
  1009. while (yam_data) {
  1010. p = yam_data;
  1011. yam_data = yam_data->next;
  1012. kfree(p);
  1013. }
  1014. remove_proc_entry("yam", init_net.proc_net);
  1015. }
  1016. /* --------------------------------------------------------------------- */
  1017. MODULE_AUTHOR("Frederic Rible F1OAT frible@teaser.fr");
  1018. MODULE_DESCRIPTION("Yam amateur radio modem driver");
  1019. MODULE_LICENSE("GPL");
  1020. MODULE_FIRMWARE(FIRMWARE_1200);
  1021. MODULE_FIRMWARE(FIRMWARE_9600);
  1022. module_init(yam_init_driver);
  1023. module_exit(yam_cleanup_driver);
  1024. /* --------------------------------------------------------------------- */