Kconfig.cpu 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110
  1. # SPDX-License-Identifier: GPL-2.0
  2. menu "Processor features"
  3. choice
  4. prompt "Endianness selection"
  5. default CPU_LITTLE_ENDIAN
  6. help
  7. Some SuperH machines can be configured for either little or big
  8. endian byte order. These modes require different kernels.
  9. config CPU_LITTLE_ENDIAN
  10. bool "Little Endian"
  11. config CPU_BIG_ENDIAN
  12. bool "Big Endian"
  13. depends on !CPU_SH5
  14. endchoice
  15. config SH_FPU
  16. def_bool y
  17. prompt "FPU support"
  18. depends on CPU_HAS_FPU
  19. help
  20. Selecting this option will enable support for SH processors that
  21. have FPU units (ie, SH77xx).
  22. This option must be set in order to enable the FPU.
  23. config SH64_FPU_DENORM_FLUSH
  24. bool "Flush floating point denorms to zero"
  25. depends on SH_FPU && SUPERH64
  26. config SH_FPU_EMU
  27. def_bool n
  28. prompt "FPU emulation support"
  29. depends on !SH_FPU
  30. help
  31. Selecting this option will enable support for software FPU emulation.
  32. Most SH-3 users will want to say Y here, whereas most SH-4 users will
  33. want to say N.
  34. config SH_DSP
  35. def_bool y
  36. prompt "DSP support"
  37. depends on CPU_HAS_DSP
  38. help
  39. Selecting this option will enable support for SH processors that
  40. have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
  41. This option must be set in order to enable the DSP.
  42. config SH_ADC
  43. def_bool y
  44. prompt "ADC support"
  45. depends on CPU_SH3
  46. help
  47. Selecting this option will allow the Linux kernel to use SH3 on-chip
  48. ADC module.
  49. If unsure, say N.
  50. config SH_STORE_QUEUES
  51. bool "Support for Store Queues"
  52. depends on CPU_SH4
  53. help
  54. Selecting this option will enable an in-kernel API for manipulating
  55. the store queues integrated in the SH-4 processors.
  56. config SPECULATIVE_EXECUTION
  57. bool "Speculative subroutine return"
  58. depends on CPU_SUBTYPE_SH7780 || CPU_SUBTYPE_SH7785 || CPU_SUBTYPE_SH7786
  59. help
  60. This enables support for a speculative instruction fetch for
  61. subroutine return. There are various pitfalls associated with
  62. this, as outlined in the SH7780 hardware manual.
  63. If unsure, say N.
  64. config SH64_ID2815_WORKAROUND
  65. bool "Include workaround for SH5-101 cut2 silicon defect ID2815"
  66. depends on CPU_SUBTYPE_SH5_101
  67. config CPU_HAS_INTEVT
  68. bool
  69. config CPU_HAS_IPR_IRQ
  70. bool
  71. config CPU_HAS_SR_RB
  72. bool
  73. help
  74. This will enable the use of SR.RB register bank usage. Processors
  75. that are lacking this bit must have another method in place for
  76. accomplishing what is taken care of by the banked registers.
  77. See <file:Documentation/sh/register-banks.txt> for further
  78. information on SR.RB and register banking in the kernel in general.
  79. config CPU_HAS_PTEAEX
  80. bool
  81. config CPU_HAS_DSP
  82. bool
  83. config CPU_HAS_FPU
  84. bool
  85. endmenu